Enhanced DC offset correction through bandwidth and clock...

Coded data generation or conversion – Converter compensation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C455S138000

Reexamination Certificate

active

06356217

ABSTRACT:

CROSS REFERENCE TO RELATED DOCUMENTS
This application is related to patent application U.S. Pat. No. 6,225,848 by Tilley, et al., entitled “Method and Apparatus for Settling and Maintaining a DC Offset,” which is a continuation-in-part of pending application Ser. No. 09/290,564 filed Apr. 13, 1999, Tilley, et al., entitled “Method and Apparatus for Settling a DC Offset,” and also related to patent application Ser. No. 09/515,288 by Charles R. Ruelke, entitled “DC Offset Correction Loop for Radio Receiver,” and Ser. No. 09/515,834 by Ferrer, et al., entitled “DC Offset Correction Adaptable to Multiple Requirements,” filed concurrently herewith, assigned to Motorola, Inc., and incorporated herein by reference.
TECHNICAL FIELD
This invention relates to techniques and apparatus for rapidly correcting for DC offsets in electronic circuits.
BACKGROUND OF THE INVENTION
In certain applications for DC offset correction, there is a requirement that the speed of settling the offset correction loop be very fast. For example, in GSM radio receivers, the DC offset correction loop must be settled to within ±30 mV within 400 &mgr;S at the output of the baseband filter. This is a very stringent requirement to be met. Once the loop is settled, even small changes in DC offset can present problems such as saturation of the baseband signal path.
In the above cross-referenced patent application, a binary search method is used to correct DC offset in an electronic circuit. The technique described is particularly useful when applied to a Zero IF (ZIF) or a Direct Conversion Radio Receiver (DCR). The techniques can also be used in other applications including radio transmitters. In this binary search technique, the sign of the DC offset is used to determine whether a correction made via a digital to analog converter (DAC) is to be incremented or decremented in accordance with a binary search algorithm in order to correctly compensate for the DC offset. This process operates very quickly when compared with more conventional analog techniques. However, the bandwidth of the baseband filters in the signal path limits the speed with which the correction can be accomplished. Each time the DAC is incremented during the binary search process, it essentially applies a step voltage function to the input of the baseband signal path. This step function will produce a transient response from the baseband filters (and other circuitry) which has to settle before the next step in the correction process takes place. The settling of the filters in response to the DAC's step by step correction of the DC offset places a limitation on how fast the baseband DC offset can be corrected. Accordingly, there is a need for even faster techniques for settling out baseband DC offset, particularly in radio receivers.


REFERENCES:
patent: 4653117 (1987-03-01), Heck
patent: 5079526 (1992-01-01), Heck
patent: 5087914 (1992-02-01), Sooch et al.
patent: 5212826 (1993-05-01), Rabe et al.
patent: 5483691 (1996-01-01), Heck et al.
patent: 5584059 (1996-12-01), Turney et al.
patent: 5617473 (1997-04-01), Wietecha et al.
patent: 5724653 (1998-03-01), Baker et al.
patent: 5748681 (1998-05-01), Comino et al.
patent: 5789974 (1998-08-01), Ferguson, Jr. et al.
patent: 5877645 (1999-03-01), Comino et al.
patent: 5893029 (1999-04-01), Bastani
patent: 6006079 (1999-12-01), Jaffee et al.
patent: 6114980 (2000-09-01), Tilley et al.
patent: 6191715 (2001-02-01), Fowers
patent: 6225848 (2001-05-01), Tilley et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Enhanced DC offset correction through bandwidth and clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Enhanced DC offset correction through bandwidth and clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced DC offset correction through bandwidth and clock... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2875261

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.