Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2007-06-18
2008-08-19
Nguyen, Khai M (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S118000, C341S155000, C341S162000, C341S172000
Reexamination Certificate
active
07414564
ABSTRACT:
Converter systems are provided which complement sample capacitors in at least one converter stage with replica capacitors. The replica capacitors are switched to receive replica charges from the analog input signal during the same operational mode in which the sample capacitors receive undesirable remnant charges. In an initial portion of a subsequent operational mode, the remnant capacitors are briefly switched to the sample capacitors to substantially cancel the remnant charges. The sample capacitors then participate in obtaining input-signal samples during the remainder of the subsequent operational mode. Because the remnant charges have been substantially canceled, the accuracy of the subsequent operational mode is considerably enhanced. In another system embodiment, the replica capacitor is replaced by a discharge switch which provides a discharge path in an initial portion of the subsequent operational mode.
REFERENCES:
patent: 5635937 (1997-06-01), Lim et al.
patent: 6337651 (2002-01-01), Chiang
patent: 6359579 (2002-03-01), Chiang
patent: 6366230 (2002-04-01), Zhang et al.
patent: 6486807 (2002-11-01), Jonsson
patent: 6515611 (2003-02-01), Fetterman et al.
patent: 6570411 (2003-05-01), Bardsley et al.
patent: 6600440 (2003-07-01), Sakurai
patent: 6778010 (2004-08-01), Michalski
patent: 6784824 (2004-08-01), Quinn
patent: 6801151 (2004-10-01), Opris
patent: 6859159 (2005-02-01), Michalski
patent: 6963300 (2005-11-01), Lee
patent: 7042383 (2006-05-01), Mishra et al.
patent: 7126507 (2006-10-01), Lee
patent: 7265705 (2007-09-01), Lee et al.
patent: 2006/0261900 (2006-11-01), Ali
Liu, Hung-Chih, et al., “A 15-b 40-MS/s CMOS Pipelined—Converter with—Calibration”, IEEE Journal of Solid-State Circuits, vol. 40, No. 5, pp. 1047-1056, May 2005.
Ferris, Mark, et al., “A 10 bit 100MHz Pipeline ADC”, University of Michigan, 598 Design Project, pp. 1-5, Mar. 2004.
“Pipeline ADCs Come of Age”, Dallas Semiconductor MAXIM, Application Note 634, 12 pages, Mar. 2000.
Mehr, Iuri, et al., “A 55-mW, 10-bit, 40-Msample/s Nyquiest-Rate CMOSO ADC”, IEEE Journal of Solid-State Circuits, vol. 35, No. 3, Mar. 2000, pp. 318-325.
Analog Devices Inc.
Koppel, Patrick, Heybl & Dawson
Nguyen Khai M
LandOfFree
Enhanced-accuracy converter stages for pipelined signal... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enhanced-accuracy converter stages for pipelined signal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enhanced-accuracy converter stages for pipelined signal... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4019671