Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2006-04-26
2009-08-18
Cox, Cassandra (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S291000
Reexamination Certificate
active
07576580
ABSTRACT:
Systems and methods for active clock deskew are provided. The disclosed systems/methods advantageously achieve desirable clock deskew at reduced power levels by employing a resistance-based distributed clock deskew technique. The disclosed technique has broad commercial/industrial applicability, e.g., in VLSI/ULSI chips, such as microprocessors, digital signal processing systems (DSPs), integrated circuits, application-specific integrated circuits (ASICs), micro-controllers, embedded systems, memory chips and the like.
REFERENCES:
patent: 4458165 (1984-07-01), Jackson
patent: 4859970 (1989-08-01), Matsuo et al.
patent: 5828870 (1998-10-01), Gunadisastra
patent: 6121906 (2000-09-01), Kim
patent: 6348826 (2002-02-01), Mooney et al.
patent: 6374203 (2002-04-01), Millman et al.
patent: 6504439 (2003-01-01), Ozawa et al.
patent: 6838926 (2005-01-01), Jung et al.
patent: 6867620 (2005-03-01), Singh et al.
patent: 6958627 (2005-10-01), Singh et al.
patent: 6985401 (2006-01-01), Jang et al.
patent: 6995998 (2006-02-01), Kang
patent: 7030671 (2006-04-01), Park
patent: 2004/0257130 (2004-12-01), Cafaro et al.
Fetzer, et al., “The Multi-Threaded, Parity Protected 128 Word Register Files on a Dual-Core Itanium®-Family Processor,” 2005 IEEE International Solid-State Circuits Conference, pp. 382-383.
Tam et al., “Clock Generation and Distribution for the First IA-64 Microprocessor,” IEEE J. Solid-State Circuits, vol. 35, No. 11, pp. 1545-1552, Nov. 2000.
Berkeley Predictive Technology Model, URL: http://www-device.eecs.berkeley.edu/˜ptm, 2005.
Cao, et al., “New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design,” Proc. of IEEE CICC, pp. 201-204, Jun. 2000.
The International Technology Roadmap for Semiconductors: 2003 Edition, URL: http:public.itrs.net/Files/2003ITRS/Home2003.htm].
Cox Cassandra
McCarter & English LLP
University of Connecticut
LandOfFree
Energy efficient clock deskew systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Energy efficient clock deskew systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Energy efficient clock deskew systems and methods will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4072624