Encryption processing method and encryption processing device

Cryptography – Particular algorithmic function encoding

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C380S037000, C380S029000, C380S277000, C380S265000, C713S168000, C713S189000, C713S170000

Reexamination Certificate

active

08009827

ABSTRACT:
An increase in safety from attacks by use of hardware-like methods by small-sized hardware is achieved. An encryption processing device includes a logical circuit capable of programmably setting logics for executing cipher processing, a memory that stores plural pieces of logical configuration information corresponding to an identical cipher processing algorithm, and a CPU that selectively sets plural logics corresponding to an identical cipher processing algorithm in the logical circuit. Even in processing using an identical cipher key, by changing the logic of the logical circuit for each processing, power consumption in cipher processing can be varied, and places a timing in which malfunctions occur can be varied. Moreover, an increase in the scale of hardware for realizing plural logics can be curbed.

REFERENCES:
patent: 5740249 (1998-04-01), Shimizu et al.
patent: 5949884 (1999-09-01), Adams et al.
patent: 5961578 (1999-10-01), Nakada
patent: 6031911 (2000-02-01), Adams et al.
patent: 6182216 (2001-01-01), Luyster
patent: 6327654 (2001-12-01), Oowaki et al.
patent: 6606385 (2003-08-01), Aikawa et al.
patent: 7454017 (2008-11-01), Kaminaga et al.
patent: 2004/0193898 (2004-09-01), Ochi et al.
patent: 2005/0108498 (2005-05-01), Kaminaga et al.
patent: 2005/0193187 (2005-09-01), Harada
patent: 2006/0171532 (2006-08-01), Iketani et al.
patent: 2006/0242385 (2006-10-01), Murakami et al.
patent: 2007/0237327 (2007-10-01), Taylor et al.
patent: 10-21057 (1996-06-01), None
patent: 2001-268071 (2001-09-01), None
“Specification for the Advanced Encryption Standard (AES)”, Federal Information Processing Standards Publication 197, Nov. 26, 2001, pp. i-47.
Trichina, Elena, et al. “Simplified Adaptive Multiplicative Masking for AES”, Cryptographic Design Center, Gemplus Technology R & D, Springer-Verlag Berlin Heidelberg, 2003, pp. 187-197.
Notification of Reasons for Refusal issued by the Japanese Patent Office on Apr. 7, 2011 in the corresponding Japanese Patent Application No. 2006-045289 (2 pages) with an English language translation (4 pages).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Encryption processing method and encryption processing device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Encryption processing method and encryption processing device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Encryption processing method and encryption processing device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2657711

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.