Encoding for simultaneous switching output noise reduction

Details Encoding for simultaneous switching output noise reduction Encoding for simultaneous switching output noise reduction

1991-05-01

1992-08-25

Hudspeth, David

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307480, 341102, H03K 1716

Patent

active

051421674

ABSTRACT:
This invention reduces the Delta I noise on an integrated circuit chip by reducing the changes in current supply required for transitions in logic states of the input/output devices. The invention uses a 3/6 binary code for communicating between integrated circuit chips. This code uses six bits to represent the 16 hex code digits typically used for computer instructions. Three of the six bits are in a high logic state and three of the six bits are in a low logic state for all 16 hex code representations. Therefore, changing from any one logic state to another, does not change the overall current supply required by the six input/output devices. Groups of six input/output devices (corresponding to the 3/6 code) are located relatively close to each other with respect to the power supply pins which supply current to the six input/output devices. As a result, there is a high to low transition for every low to high transition over similar parasitic impedances on the input/output devices. This leads to low Delta I noise because the noise created by individual transitions cancel each other out when viewed as a six device group. The high overhead pin count for a six digit code instead of the normal four digit code for hex representation is compensated for because input/output pins normally replaced by extra power supply pins (to reduce Delta I noise) can be used as input/output pins. Therefore, the 3/6 code frees up extra input/output pins when the Delta I noise would normally force those pins to be used for power supply.

REFERENCES:
patent: 4508981 (1985-04-01), Dorler et al.
patent: 4587445 (1986-05-01), Kanuma
patent: 4609834 (1986-09-01), Gal
patent: 4618849 (1986-10-01), Bruestle
patent: 4644265 (1987-02-01), Davidson et al.
patent: 4656370 (1987-04-01), Kanuma
patent: 4661928 (1987-04-01), Yasuoka
patent: 4667337 (1987-05-01), Fletcher
patent: 4724340 (1988-02-01), Sood
patent: 4725747 (1988-02-01), Stein et al.
patent: 4791521 (1988-12-01), Ouyang et al.
patent: 4827160 (1989-05-01), Okano
patent: 4855742 (1989-08-01), Venboom
patent: 4857765 (1989-08-01), Cahill et al.
patent: 4864164 (1989-09-01), Ohshima et al.
patent: 4890010 (1989-12-01), Neudeck et al.
patent: 4975698 (1990-12-01), Kagey
patent: 5016258 (1991-05-01), Tanaka et al.
patent: 5025256 (1991-06-01), Stevens

Affiliated with

Also associated with

Rating

Encoding for simultaneous switching output noise reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Encoding for simultaneous switching output noise reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Encoding for simultaneous switching output noise reduction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-387092