Excavating
Patent
1994-02-08
1995-11-21
Beausoliel, Jr., Robert W.
Excavating
371 371, G06F 1110, H03M 1300
Patent
active
054694485
ABSTRACT:
An integrated circuit for encoding digital data in the recording mode and decoding digital data in the reproduction mode using an error correction product code can be used in combination with a standard frame memory when use is made of a high-frequency system clock. An error correction strategy suitable for digital video is implemented in the circuit.
REFERENCES:
patent: 3831143 (1974-08-01), Trafton
patent: 4276646 (1981-06-01), Haggard et al.
patent: 4742519 (1988-05-01), Abe et al.
patent: 4852102 (1989-06-01), Yamaguchi
patent: 4943964 (1990-06-01), Hatanaka et al.
patent: 4965576 (1990-10-01), Watanabe et al.
patent: 4998252 (1991-03-01), Suzuki et al.
patent: 5038350 (1991-08-01), Mester
patent: 5140596 (1992-08-01), Weldon, Jr.
patent: 5192949 (1993-03-01), Suzuki et al.
patent: 5220568 (1993-06-01), Howe et al.
patent: 5247523 (1993-09-01), Arai et al.
Denissen Adrianus J. M.
Zwaans Bernardus A. M.
Beausoliel, Jr. Robert W.
Eason Leroy
Tu Trinh
LandOfFree
Encoding/decoding circuit, and digital video system comprising t does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Encoding/decoding circuit, and digital video system comprising t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Encoding/decoding circuit, and digital video system comprising t will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1143711