Encoding a clock signal and a data signal into a single...

Details Encoding a clock signal and a data signal into a single... Encoding a clock signal and a data signal into a single...

1998-02-25

2001-03-20

Pham, Chi H. (Department: 2631)

Pulse or digital communications

Systems using alternating or pulsating current

Plural channels for transmission of a single pulse train

Reexamination Certificate

active

06205182

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to the field of digital communications, and more particularly to digital signal distribution.
BACKGROUND OF THE INVENTION
Trunk lines in modern telecommunications networks are typically arranged in a bandwidth hierarchy in which each type of trunk line is capable of carrying data from multiple hierarchically lower types of trunk lines. For example, in North America, Type 1 (T1) trunk lines are operated at a bitrate of 1.544 Mb/s (megabit per second) and can communicate up to twenty-four 0.064 Mb/s voice frequency (VF) signals at a time. The twenty-four VF signals are sampled one after another, digitized to respective bytes and time-division multiplexed onto the T1 carrier to generate each frame of a Type 1 Digital Signal (DS-1). Type 3 (T3) trunk lines are operated at a bitrate of 44.736 Mb/s (megabit per second) and are capable of time-division multiplexing up to twenty-eight DS-1 signals in a single Type 3 Digital Signal (DS-3). Even higher bandwidth trunk lines in the TDM hierarchy are available to multiplex DS-3 signals from multiple T3 lines.
To reduce the number of physical connections between trunk lines and signal forwarding equipment (e.g., trunk multiplexers, network routers and network switches), it is common to connect a relatively small number of high bandwidth trunk lines to the signal forwarding equipment instead of a larger number of lower bandwidth trunk lines. For example, instead of connecting 84 T1 cables to a signal forwarding device, three T3 cables may be connected instead. The 84 DS-1 signals that otherwise would have been received on discrete T1 lines are extracted from the DS-3 signal on the incoming T3 line.
One problem that arises when relatively high bandwidth trunk lines are connected directly to a signal forwarding device is that of distributing the extracted signals throughout the device. Signal forwarding devices typically include multiple service modules that are used to handle incoming signals in parallel. In many cases the service modules are removably connected to a backplane (or midplane) of the signal forwarding device and signals are passed between the service modules via traces in the backplane. When incoming signals are concentrated at one service module and then distributed to other service modules, the required number of backplane traces is increased significantly. For example, if 84 DS-1 signals extracted from three T3 lines on one service module are to be serviced by other service modules in a signal forwarding device, 84 additional backplane traces are required. To make matters worse, when trunk signals are extracted from higher frequency trunk signals, it is common to generate a separate clock and data signal for each extracted trunk signal. Thus, in the example above, up to 168 additional backplane traces may be required to distribute the clock and data for the 84 DS-1 signals. In many devices, physical constraints on the density of backplane traces prevent this amount of signal distribution.
One possible solution to the problem of wire trace congestion on the device backplane is to increase the data transmission frequency to obtain more bandwidth out of each backplane trace. However, due to the frequency response characteristics of signal traces on the backplanes of many devices, it is not possible to substantially increase signal transmission frequency without unacceptable loss of signal quality.
SUMMARY OF THE INVENTION
A method and apparatus for encoding a clock signal and a data signal into a single signal are disclosed. A first digital signal and a second digital signal are received, the second digital signal being a periodic waveform. A sequence of pulses are generated having a pulse frequency substantially equal to the frequency of the second digital signal. Each pulse of the sequence of pulses has either a first duration or a second duration based on a respective sample of the first digital signal.
Other features and advantages of the invention will be apparent from the accompanying drawings and from the detailed description that follows below.


REFERENCES:
patent: 4527277 (1985-07-01), Kosaka et al.
patent: 5033064 (1991-07-01), Upp
patent: 5067126 (1991-11-01), Moore
patent: 5095289 (1992-03-01), Whiteside
Leon W. Couch II, “Digital and Analog Communication Systems”, Second Edition, ISBN 0-02-325380-0, 1987, 22 pages.
Donald G. Fink, Donald Christiansen, “Electronics Engineers' Handbook”, 3rd Edition, ISBN 0-07-020982-0, 1989, 9 pages.

Affiliated with

Also associated with

Rating

Encoding a clock signal and a data signal into a single... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Encoding a clock signal and a data signal into a single..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Encoding a clock signal and a data signal into a single... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2467228