Pulse or digital communications – Synchronizers
Reexamination Certificate
1999-12-30
2003-09-02
Phu, Phuong (Department: 2631)
Pulse or digital communications
Synchronizers
C713S600000, C713S500000
Reexamination Certificate
active
06614862
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to the field of computer systems and, more particularly, to encoded signals within computer systems.
2. Description of the Related Art
Computer systems typically include one or more clock signals. The clock signals are provided to a myriad of devices in the computer system in order to synchronize the operation of the system. Once a clock signal is generated within a computer system, it needs to be distributed to each device in the computer system that uses the clock signal. Clock signals are generally distributed using physical connections on printed circuit boards (pcb's) to pin connections on integrated circuits. A clock signal may require a clock fanout buffer to generate sufficient power to distribute the clock signal throughout the system. This infrastructure required to support a clock distribution can be referred to as a clock distribution domain. Infrastructure costs can become high when a large number of devices is introduced into a computer system.
Computer systems may include a large number of devices that require multiple clock signals. These devices may require multiple clock signals where the signals operate at different frequencies. In traditional systems, additional clock distribution domains are included to generate a distribute the additional clock signal to the devices. The additional clock distribution domains can introduce additional infrastructure costs into the computer system. The additional costs become particularly troublesome in computer systems that support a large number of devices. A system is needed that can distribute multiple clock signals to multiple devices while minimizing the clock infrastructure needed to support multiple clock domains.
SUMMARY
The problems outlined above are in large part solved by the use the apparatus and method described herein. Generally speaking, an apparatus and method for distributing multiple clock signals to multiple devices using an encoded clock signal is provided. A source clock signal can be encoded to result in an encoded system clock. The encoded system clock can be distributed to multiple devices in a computer system. The devices can decode the encoded system clock signal to generate a system clock signal and a global clock signal. The system clock signal and the global clock signal can then be distributed to their respective clock loads on each device. In certain embodiments, additional information, such as state information, can be encoded into the encoded system clock. A device can be configured to decode the additional information and can alter its state accordingly.
REFERENCES:
patent: 3725793 (1973-04-01), Phillips
patent: 4807259 (1989-02-01), Yamanaka et al.
patent: 4929854 (1990-05-01), Iino et al.
patent: 4970405 (1990-11-01), Hagiwara
patent: 4989175 (1991-01-01), Boris et al.
patent: 5058132 (1991-10-01), Li
patent: 5256994 (1993-10-01), Langendorf
patent: 5307381 (1994-04-01), Ahuja
patent: 5668492 (1997-09-01), Pedersen et al.
patent: 5822381 (1998-10-01), Parry et al.
patent: 6049886 (2000-04-01), Motoyama
patent: 6288589 (2001-09-01), Potter et al.
patent: 1 527 160 (1975-09-01), None
Kivlin B. Noäl
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Phu Phuong
Sun Microsystems Inc.
LandOfFree
Encoded clocks to distribute multiple clock signals to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Encoded clocks to distribute multiple clock signals to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Encoded clocks to distribute multiple clock signals to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3068810