Enabling circuitry for logic circuits

Details Enabling circuitry for logic circuits Enabling circuitry for logic circuits

1981-06-19

1983-08-09

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307456, 307458, 307470, 307480, H03K 1920, H03K 3288

Patent

active

043981038

ABSTRACT:
In order to reduce the time it takes on-chip circuitry to generate an internal enabling signal from an external clock signal and an external enabling signal, the external clock signal is applied directly to the non-inverting input of an AB gate. The output of the AB gate and an external enabling signal are provided to first and second inputs of a NOR gate the output of which represents the internal enabling signal which is fed back to the inverting input of the AB gate. Thus, the clock signal propagates through only two stages of delay rather than three as is the case with prior art enabling circuitry.

REFERENCES:
patent: 3600604 (1971-08-01), Thorn-Booth
patent: 3716728 (1973-02-01), Hachenburg
patent: 4199731 (1980-04-01), Taylor et al.
patent: 4319148 (1982-03-01), Malaviya
patent: 4322640 (1982-03-01), Fukushima et al.
patent: 4334157 (1982-06-01), Ferris

Affiliated with

Also associated with

Rating

Enabling circuitry for logic circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Enabling circuitry for logic circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enabling circuitry for logic circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-589024