Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1987-09-29
1989-05-16
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307450, 307459, 307596, 307606, 357 16, 364900, H03K 1728
Patent
active
048312860
ABSTRACT:
A GaAs register for storing of digital data is configured with a plurality of "D" type flip-flops having a data terminal and an enable terminal connected to an enabled GaAs clock circuit. The enabled GaAs clock circuit provides a load clock signal to enable the "D" type flip-flops during the loading of data into the plurality of "D" type flip-flops and to prohibit the loading of data without the load clock signal. The enabled GaAs clock circuit has "D" type flip-flop, a clock input circuit and a combining circuit. The clock input circuit receives a clock signal and delays the clock signal. The "D" type flip-flop loads the load enable signal with the rising edge of the clock signal and the delayed clock signal and the loaded enable signal are combined to obtained a combination signal which is used to load data into the plurality of "D" type flip-flops in the register.
REFERENCES:
patent: 4056736 (1977-11-01), Blatt
patent: 4085341 (1978-04-01), Reinert
patent: 4209715 (1980-06-01), Aoki
patent: 4441198 (1984-04-01), Shibata et al.
patent: 4573064 (1986-02-01), McLevige et al.
patent: 4587440 (1986-05-01), Nakayama et al.
patent: 4627085 (1986-12-01), Yuen
patent: 4654960 (1987-04-01), McLevige et al.
patent: 4672414 (1987-06-01), Gabriel et al.
patent: 4694256 (1987-09-01), Kawamura
patent: 4748417 (1988-05-01), Spengler
Ross et al, "Heterojunction GaAs/GaAlAs Transistors With Enhanced Gain From Avalanche Multiplication", IEEE JSSC, vol. 1, No. 2, pp. 53-56, Jan. 1977.
Tabatabaie-Alavi et al, "Gate Delays of InGaAs/InP Heterojunction Integrated Injection Logic", IEEE EDL, vol. EDL-3, No. 8, Aug. 1982, pp. 200-202.
Garcia Virgilio N.
Hearn Alan S.
Sparks Steven E.
Grossman Rene E.
Hudspeth David
Romano Ferdinand M.
Sharp Melvin
Texas Instruments Incorporated
LandOfFree
Enabled clock circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Enabled clock circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Enabled clock circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2325181