Data processing: structural design – modeling – simulation – and em – Emulation – Of peripheral device
Reexamination Certificate
2001-04-24
2008-05-27
Shah, Kamini (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Emulation
Of peripheral device
C703S023000, C703S024000, C703S027000, C703S028000, C716S030000, C716S030000
Reexamination Certificate
active
07379859
ABSTRACT:
Serializing and deserializing circuits are provided on an emulator circuit board to group input and output signals of programmable logic devices for routing through a cross point switch. In one instance, the input and output signals of the programmable logic devices are time-multiplexed signals of virtual interconnections. The cross point switch can be configured for static or dynamically scheduled operations.
REFERENCES:
patent: 5036473 (1991-07-01), Butts et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5402014 (1995-03-01), Ziklik et al.
patent: 5448496 (1995-09-01), Butts et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5477475 (1995-12-01), Sample et al.
patent: 5596742 (1997-01-01), Agarwal et al.
patent: 5604888 (1997-02-01), Kiani-Shabestari et al.
patent: 5649176 (1997-07-01), Selvidge et al.
patent: 5659716 (1997-08-01), Selvidge et al.
patent: 5835751 (1998-11-01), Chen et al.
patent: 5841967 (1998-11-01), Sample et al.
patent: 5920712 (1999-07-01), Kuijsten
patent: 5923865 (1999-07-01), Chilton et al.
patent: 5960191 (1999-09-01), Sample et al.
patent: 5963735 (1999-10-01), Sample et al.
patent: 6141636 (2000-10-01), Sarno et al.
patent: 6151258 (2000-11-01), Sample et al.
patent: 6282503 (2001-08-01), Okazaki et al.
patent: 6377911 (2002-04-01), Sample et al.
patent: 6377912 (2002-04-01), Sample et al.
patent: 6446249 (2002-09-01), Wang et al.
patent: 6473726 (2002-10-01), Reblewski
patent: 6522985 (2003-02-01), Swoboda et al.
patent: 6546505 (2003-04-01), Swoboda et al.
patent: 6618686 (2003-09-01), Allamsetty
patent: 6694464 (2004-02-01), Quayle et al.
patent: 2002/0162084 (2002-10-01), Butts et al.
patent: 1444084 (1976-07-01), None
patent: 2182220 (1987-05-01), None
patent: 1-154251 (1989-06-01), None
patent: 001043662 (2000-07-01), None
patent: WO 94/06210 (1994-03-01), None
patent: WO0124066 (2001-04-01), None
“Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators”, J. Babb et al, IEEE 0-8166-3890-7/93, IEEE 1993.
“Fast Partitioning Method for PLA-Based Architectures”, Z. Hasen et al, IEEE 91TH0379-8/91/0000-P2-3.1, IEEE 1991.
“Emulation of the Sparcle Microprocessor with the MIT Virtula Wires Emulation System”, M. Dahl et al, IEEE 0-8186-5490-2/94 IEEE 1994.
“A New Approach to the Problem of PLA Partitioning Using the Theory of the Principle Latice of Partitions of a Submodular Function”, S. Roy, IEEE 91TH0379-8/91/0000-P2-4.1, IEEE 1991.
“AMCC Sevice Specification S2004”, Applied Micro Circuits Corporation, Rev. E, Jan. 2002.
Kronstadt, et al., “Software Support for the Yorktown Simulation Engine,” 19thDesign Automation Conference, Paper 7.3, 1982, pp. 60-64.
Koike, et al., “HAL: A High-Speed Logic Simulation Machine,” IEEE Design & Test, Oct. 1985, pp. 61-73.
Shear, “Tools Help you Retain the Advantages of Using Breadboards in Gate-Array Design,” EDN, Mar. 18, 1987, pp. 81-88.
J.W. Babb, “Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulation,” Masters Thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, Nov. 1993; Also available as MIT/LCS Technical Report TR-686.
M. Dahl, J. Babb, R. Tessier, S. Hanono, D. Hoki, and A. Agarwal, “Emulation of the Sparcle Microprocessor with the MIT Virtual Wires Emulation System,” IEEE Workshop on FPGAs for Custom Computing Machines '94 (FCCM '94), Apr. 1994.
R. Tessier, J. Babb, M. Dahl, D. Hanono and A. Agarwal, “The Virtual Wires Emulation System: A Gate-Efficient ASIC Prototyping Environment,” ACM Workshop on FPGA's (FPGA '94), Feb. 1994.
J. Babb, R. Tessier, and A. Agarwal, “Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators,” IEEE Workshop on FPGAs for Custom Computing Machines '93 (FCCM '93), Apr. 1993.
IKOS Systems to Acquire Virtual Machine Works; IKOS Systems Mar. 11, 1996.
R. Goering, “Emulation for the Masses,” Electronic Engineering Times, Jan. 1996.
J. Babb, R. Tessier, and A. Agarwal, “Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators,” Massachusetts Institute of Technology, Student Workshop on Scalable Computing, Aug. 4, 1993.
R. Tessier, J. Babb, M. Dahl, D. Hanono, and D. Hoki, “The Virtual Wires Emulation System; A Gate-Efficient ASIC Prototyping Environment,” MIT Student Workshop on Scalable Computing; Jul. 21-22, 1994.
Feng, “A Survey of Interconnection Networks,” Computer, Dec. 1981, pp. 12-27.
Chapter 36, “Switching Networks and Traffic Concepts,” Reference Data for Radio Engineers, Howard W. Sams & Co., 1981, pp. 36-1 to 36-16.
S. Hanono, “Inner View Hardware Debugger: A Logic Analysis Tool for the Virtual Wires Emulation System,” Masters Thesis, MIT Department of Electrical Engineering and Computer Science, Jan. 1995; Also available as MIT/LCS Technical Report.
Japanese Office Action mailed May 8, 2007 (and English Translation) for Japanese Patent Application No. 2002-584176, based on PCT/US02/12603 (WO 02/086723).
Search Report.
Jianmin Li et al., “Routability Improvement Using Dynamic Interconnect Architecture”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 6, No. 3, Sep.1998, pp. 498-501.
Jianmin Li et al., “Routability Improvement Using Dynamic Interconnect Architecture”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 6, No. 3, Sep. 1998, pp. 498-501.
Jonathan Babb et al., “Logic Emulation with Virtual Wires”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, No. 6, pp. 609-626, Jun. 1997.
Joseph Varghese et al., “An Efficient Logic Emulation System”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, No. 2, pp. 171-174, Jun. 1993.
Applied Micro Circuits Corporation (AMCC), “Serial Backplane Transceiver, S2061” Device Specification, Revision C, Feb. 2, 1999, 16 pages.
Applied Micro Circuits Corporation (AMCC), “32x32 1.5 GBIT/S Differential Crosspoint Switch, S2025” Device Specification, Revision B, Jun. 24, 1999, 17 pages
Applied Micro Circuits Corporation (AMCC), “Quad Serial Backplane Device, S2004” Device Specification, Revision C, Jul. 16, 1999, 38 pages.
Banner & Witcoff , Ltd.
Lo Suzanne
Mentor Graphics Corporation
Shah Kamini
LandOfFree
Emulator with switching network connections does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Emulator with switching network connections, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Emulator with switching network connections will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3984923