Emulation techniques for computer systems having mixed processor

Details Emulation techniques for computer systems having mixed processor Emulation techniques for computer systems having mixed processor

1995-10-13

1998-04-21

Teska, Kevin J.

Boots, shoes, and leggings

364363, 3642632, 364280, 364282, 364DIG1, G06F 9455

Patent

active

057427941

ABSTRACT:
A computer system capable of processing a software application having at least one unrecognizable instruction and an associated method for emulating opcode instruction exceptions. The computer system includes a local bus, processor and memory subsystems coupled to the local bus, a system bus coupled to the local bus, and an opcode exception emulator coupled to the system bus. As the processor subsystem only recognizes a particular set of instructions, the opcode instruction emulator detects those instructions to be placed on the local bus which are not included in the recognizable set of instructions and locates corresponding recognizable emulation codes stored in the memory system for transfer to the processor subsystem in place thereof. Specifically, a plurality of potential opcode instruction exceptions for the processor subsystem are determined and an identifying code for each is stored in a memory portion of the opcode exception emulator while a corresponding emulation code is stored in the memory subsystem. Upon detection of the propagation of an instruction comprised of at least one byte of data to the processor subsystem, an identifying code for the detected instruction is compared to the identifying code for each one of the plurality of determined potential opcode instruction exceptions stored in the memory portion. If the identifying codes match, a determination is made that the detected instruction is an opcode instruction exception. The opcode exception emulator then points to the corresponding emulation code to be propagated to the processor subsystem for execution.

REFERENCES:
patent: 3698007 (1972-10-01), Malcolm et al.
patent: 4972317 (1990-11-01), Buonomo et al.
patent: 5210832 (1993-05-01), Maier et al.
patent: 5327567 (1994-07-01), Johnson
patent: 5481684 (1996-01-01), Richter et al.
patent: 5574927 (1996-11-01), Scantlin

Affiliated with

Also associated with

Rating

Emulation techniques for computer systems having mixed processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Emulation techniques for computer systems having mixed processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Emulation techniques for computer systems having mixed processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2067836