Emulation system with time-multiplexed interconnect

Details Emulation system with time-multiplexed interconnect Emulation system with time-multiplexed interconnect

2002-04-22

2010-06-15

Shah, Kamini S (Department: 2128)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Timing

C703S023000, C703S024000, C370S546000, C370S916000

Reexamination Certificate

active

07739097

ABSTRACT:
A hardware emulation system is disclosed which reduces hardware cost by time multiplexing multiple design signals onto physical logic chip pins and printed circuit board. The hardware emulation system comprises a plurality of reprogrammable logic devices, and a plurality of reprogrammable interconnect devices. The logic devices and interconnect devices are interconnected together such that multiple design signals share common I/O pins and circuit board traces through the use of multiplexing.

REFERENCES:
patent: 3485953 (1969-12-01), Norberg
patent: 3541524 (1970-11-01), Blasbalg et. al.
patent: 3985961 (1976-10-01), Voss et al.
patent: 4884264 (1989-11-01), Servel et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5261116 (1993-11-01), Agrawal
patent: 5381058 (1995-01-01), Britton et al.
patent: 5426378 (1995-06-01), Ong
patent: 5448496 (1995-09-01), Butts et al.
patent: 5452231 (1995-09-01), Butts et al.
patent: 5596742 (1997-01-01), Agarwal et al.
patent: 5612891 (1997-03-01), Butts et al.
patent: 5621650 (1997-04-01), Agrawal et al.
patent: 5644496 (1997-07-01), Agrawal et al.
patent: 5649176 (1997-07-01), Selvidge et al.
patent: 5657241 (1997-08-01), Butts et al.
patent: 5659716 (1997-08-01), Selvidge et al.
patent: 5661662 (1997-08-01), Butts et al.
patent: 5734581 (1998-03-01), Butts et al.
patent: 5761484 (1998-06-01), Agarwal et al.
patent: 5796623 (1998-08-01), Butts et al.
patent: 5801955 (1998-09-01), Burgun et al.
patent: 5812414 (1998-09-01), Butts et al.
patent: 5831866 (1998-11-01), Burgun et al.
patent: 5841967 (1998-11-01), Sample et al.
patent: 5850537 (1998-12-01), Selvidge et al.
patent: 6002861 (1999-12-01), Butts et al.
patent: 6535505 (2003-03-01), Hwang et al.
FOLDOC, “field-programmable gate array”, http://foldoc.doc.ic.ac.uk/foldoc/foldoc.cgi?query=fpga, 1997.
Selvidge, C.; Agarwal, A.; Dahl, M.; Babb, J., “TIERS: Topology IndependEnt Pipelined Routing and Scheduling for VirtualWire™ Compilation,” Field-Programmable Gate Arrays, 1995. FPGA '95. Proceedings of the Third International ACM Symposium on , vol., No., pp. 25-31, 1995.
Babb, J., Tessier, R., Dahl, M., Hanono, S. Z., Hoki, D. M., and Agarwal, A. 2002. Logic emulation with virtual wires. In Readings in Hardware/Software Co-Design, G. De Micheli, R. Ernst, and W. Wolf, Eds. The Morgan Kaufmann Systems on Silicon Series. Kluwer Academic Publishers, Norwell, MA, 625-642.
Babb, J.; Tessier, R.; Dahl, M.; Hanono, S.Z.; Hoki, D.M.; Agarwal, A., “Logic emulation with virtual wires,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , vol. 16, No. 6, pp. 609-626, Jun. 1997.

Affiliated with

Also associated with

Rating

Emulation system with time-multiplexed interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Emulation system with time-multiplexed interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Emulation system with time-multiplexed interconnect will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4250024