Emulation system scaling

Details Emulation system scaling Emulation system scaling

1999-09-24

2003-11-11

Broda, Samuel (Department: 2123)

Data processing: structural design, modeling, simulation, and em

Emulation

In-circuit emulator

C716S030000

Reexamination Certificate

active

06647362

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention pertains to the field of circuit design emulation. More particularly, this invention relates to the subject of scaling an emulation system.
2. Background
With advances in integrated circuit technology, various tools have been developed to aid circuit designers in designing and debugging highly complex integrated circuits. In particular, emulation systems comprising reconfigurable emulation resources such as reconfigurable logic chips, reconfigurable interconnects, and so forth, have been developed for circuit designers to quickly “realize” their designs and emulate operation of the circuits.
Great advances have been made in the art of sub-micron integration in recent years, resulting in significantly more complex integrated circuits are being designed. In turn, it has become necessary for emulation system manufacturers to supply very large emulation systems capable of emulating these highly complex integrated circuits. At the same time, since it has become possible to integrate an entire system on a chip, increasingly, at the other end of the spectrum, ASIC designers are turning to pre-designed function blocks, allowing the ASIC designers to concentrate on the design of the incremental custom logic, which often constitutes only a small portion of the whole chip. As a result, a need also exists for the emulation system manufacturers to provide small to medium size emulation systems for these ASIC designers. In between, various sizes of emulation systems are desired. In order for an emulation manufacturer to be able to meet this increasingly wide range of capability demands in a cost effective and efficient manner, it has become highly desirable for an emulation system manufacturer to be able to flexibly scale and package emulation systems of different sizes from fundamentally the same architecture.
SUMMARY OF THE INVENTION
A scalable emulation system is disclosed. The basic embodiment of the emulation system includes a number of logic boards with logic chips that are reconfigurable to emulate circuit elements of a circuit design. The basic embodiment further includes a number of interconnect boards coupled to at least the logic boards. Each of the interconnect boards includes interconnect chips that are reconfigurable to selectively interconnect the logic chips of different ones of the logic boards. Additionally, at least each of a subset of the interconnect boards includes a number of expansion connectors for facilitating expansion of the emulation system in one or more selected ones of expansion orientations through coupling of at least one or more substantial replicates of the basic embodiment.


REFERENCES:
patent: 4914612 (1990-04-01), Beece et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5282271 (1994-01-01), Hsieh et al.
patent: 5352123 (1994-10-01), Sample et al.
patent: 5424589 (1995-06-01), Dobbelaere et al.
patent: 5574388 (1996-11-01), Barbier et al.
patent: 5604888 (1997-02-01), Kiani-Shabestari et al.
patent: 5682107 (1997-10-01), Tavana et al.
patent: 5838908 (1998-11-01), Matzke et al.
patent: 5903744 (1999-05-01), Tseng et al.
patent: 5907697 (1999-05-01), Barbier et al.
patent: 02-12343 (1990-01-01), None
patent: 06-334368 (1994-12-01), None
Ejnioui et al, “Multi-Terminal Net Routing for Partial Crossbar-Based Multi-FPGA Systems”, Proceedings of the 1999 ACM/SIGDA 7th International Symposium on Field Programmable Gate Arrays, pp. 176-185 (1999).*
Berger, “Teramac HW Simulator System External Reference Specification,” Nov. 7, 1991, Revision 1.1, pp. 3-37.
Meta Systems Series 100, Meta Systems—Brochure, Mar 14, 1994, pp. 1-4.
Snider et al., “The Teramac Configuarble Compute Engine,” Field Programmable Logic and Applications, 5thInternational Workshop , FPL '95 Oxford, United Kingdom, pp. 44-53.
Snider, “Testing Teramac Interchip Connectivity,” Jul. 1, 1993, pp. 1-8.
Snider, “The Teramac Compiler,” Nov. 29, 1993, pp. 1-51.
Xilinx, “The Progammable Gate Array Design Handbook,” First Edition, 1986, pp. i-A-10.
“Translation of an Office Action of Japanese Patent Office,” from a Japanese counterpart application, 3 pp., Apr. 23, 2002.
Office Action of Japanese Patent Office, from a Japanese counterpart application, 2 pp., Apr. 23, 2002.

Affiliated with

Also associated with

Rating

Emulation system scaling does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Emulation system scaling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Emulation system scaling will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3133574