Boots – shoes – and leggings
Patent
1990-06-29
1995-07-04
Kim, Ken S.
Boots, shoes, and leggings
395375, 395800, 3642318, 364263, 364DIG1, G06F 930
Patent
active
054308623
ABSTRACT:
The emulator includes first and second pipelined stages connected through a bidirectional bus for executing source instructions normally executed by a different/source computer in a highly overlapped manner. The first stage includes an emulator chip which performs the function of fetching and decoding each source instruction stored in cache memory resulting in the generation of a number of vector addresses required for executing the instruction by the second stage. The second stage includes a high performance microprocessor chip having on-chip instruction and data caches for storing a plurality of emulation subroutines and data fetched during subroutine execution. In pipelined fashion, the emulator chip fetches and decodes each source instruction which generates a vector branch address which is loaded into the branch vector register while the microprocessor chip fetches and executes emulation subroutines specified by the vector address transferred via the bus for each previously decoded source instruction.
REFERENCES:
patent: 3766532 (1973-10-01), Liebel, Jr.
patent: 4307445 (1981-12-01), Tredennick et al.
patent: 4415969 (1983-11-01), Bayliss et al.
patent: 4447874 (1984-05-01), Bradley et al.
patent: 4514803 (1985-04-01), Agnew et al.
patent: 4587612 (1986-05-01), Fisk et al.
patent: 4633417 (1986-12-01), Wilburn et al.
patent: 4780819 (1988-10-01), Kashiwagi
patent: 4821183 (1989-04-01), Hauris
patent: 4841476 (1989-06-01), Mitchell et al.
patent: 4862407 (1989-08-01), Fette et al.
patent: 4922418 (1990-05-01), Dolecek
patent: 4972317 (1990-11-01), Buonomo et al.
patent: 4989178 (1991-01-01), Shonaka
patent: 4992934 (1991-02-01), Portanova et al.
patent: 5003468 (1991-03-01), Watanabe et al.
patent: 5019964 (1991-05-01), Yamamoto et al.
patent: 5019967 (1991-05-01), Wheeler et al.
patent: 5046190 (1991-09-01), Daniel et al.
patent: 5293592 (1994-03-01), Fu et al.
Brown Richard P.
Gilfeather Amy E.
Joyce Thomas F.
Smith Arnold J.
Smith Steven S.
Bull HN Information Systems Inc.
Driscoll Faith F.
Kim Ken S.
Solakian John S.
LandOfFree
Emulation of CISC instructions by RISC instructions using two pi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Emulation of CISC instructions by RISC instructions using two pi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Emulation of CISC instructions by RISC instructions using two pi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-767672