Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2008-12-23
2009-12-01
Tran, Andrew Q (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185050, C326S044000, C326S039000
Reexamination Certificate
active
07626861
ABSTRACT:
A method of employing memory cells of an integrated circuit is disclosed. The method comprises steps of storing configuration data in a plurality of memory cells of a memory of the integrated circuit; selecting unused memory cells of the memory of the integrated circuit for use as a scratchpad memory; providing access to the unused memory cells of the integrated circuit; and enabling use of the unused memory cell of the integrated circuit in a user mode as scratchpad memory. According to one embodiment of the invention, a plurality of input/output ports of the integrated circuit is coupled to a plurality of JTAG inputs coupled to the plurality of unused memory cells. A programmable logic device having memory cells for storing data, and a circuit employing a programmable logic device, are also disclosed.
REFERENCES:
patent: 6466049 (2002-10-01), Diba et al.
patent: 6487710 (2002-11-01), Marquez
patent: 6560665 (2003-05-01), Resler et al.
patent: 6983441 (2006-01-01), Wescott
patent: 6995584 (2006-02-01), Nguyen et al.
patent: 7375549 (2008-05-01), Tang et al.
patent: 7505331 (2009-03-01), Camarota
patent: 2001/0054129 (2001-12-01), Wouters
patent: 2002/0184436 (2002-12-01), Kim et al.
Xilinx, Inc., “XC9500XV Family High-Performance CPLD”, Product Specification, DSO49, Apr. 15, 2005, (v2.2), pp. 1-18 available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Xilinx, Inc., “XC9500XL High-Performance CPLD Family Data Sheet”, Product Specification, DS054, Jul. 15, 2005, (v2.0), pp. 1-17, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Xilinx, Inc., “XC9500 In-System Programmable CPLD Family”, Product Specification, DS063, Apr. 15, 2005, (v5.3), pp. 1-16, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Xilinx, Inc., “Virtex-II Platform FPGAs: Complete Data Sheet”, Product Specification, DS031, Mar. 1, 2005, (v3.4), pp. 1-318, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Xilinx, Inc., “Spartan-3E FPGA Family: Complete Data Sheet”, Product Specification, DS312, Mar. 21, 2005, (v1.1) pp. 1-193, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Xilinx, Inc., “CoolRunner-II CPLD Family”, Product Specification, DS090, Jun. 28, 2005, (v2.5), pp. 1-14, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Xilinx, Inc., “CoolRunner XPLA3 CPLD”, Product Specification, DS012, Apr. 8, 2005, (v2.1), pp. 1-12, available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Rosch, Winn L., Hardware Bible, Mar. 2003, 6thedition, Chapter 16, Section 3, 11 pages.
Khu, Arthur, et al., “Using Xilinx XCF02S/XCF04S JTAG PROMs for Data Storage Applications”, XAPP544 (v1.0) Jul. 20, 2005, pp. 1-6, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Altera Corporation; “Serial Configuration Devices Advanced Features”, 2 pages, available from Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA or at http://altera.com/products/devices/serialcfg/features/scu-adv—features.html.
U.S. Appl. No. 11/216,299, filed Aug. 5, 2005, Lakkapragada, Shankar et al., Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
U.S. Appl. No. 11/169,462, filed Jun. 29, 2005, Khu, Arthur H., Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124.
Lakkapragada Shankar
Marquez Jose M.
Ng Mark Men Bon
King John J.
Tran Andrew Q
Xilinx , Inc.
LandOfFree
Employing unused configuration memory cells as scratchpad... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Employing unused configuration memory cells as scratchpad..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Employing unused configuration memory cells as scratchpad... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4149392