Patent
1997-03-20
1999-02-23
Barry, Lance Leonard
395859, G06F 1300
Patent
active
058753435
ABSTRACT:
Apparatus and associated methods for improving I/O performance in a computing system which includes one or more MPUs and one or more IOPs. I/O requests are queued by a requesting MPU in a memory shared with one or more IOPs. Each IOP is associated with a queue. Each IOP may continue processing queued I/O requests after completing processing on an earlier request. In addition, each MPU is associated with a queue shared with the IOPs. When an IOP completes processing of an I/O request, a completion message is added to the requesting MPU's queue and an interrupt is generated for that MPU. The MPU services all completion messages in its queue when the interrupt is processed. A threshold value is associated with each MPU queue. The threshold value indicates the minimum number of completed I/O requests required before an interrupt request is generated to the MPU. The threshold value for each MPU may be tuned to permit the computing system to balance the need for rapid I/O response time with the need for reduced interrupt overhead processing in the MPU. Various physical embodiments of the invention are disclosed wherein the queue is located in either a shared memory or in a register file. Additionally, various embodiments separate the queue used to store new I/O requests from the queue used to store completion messages while other embodiments merge the two queuing functions into a single queue where each entry contains an I/O request with a completion status field.
REFERENCES:
patent: 4080649 (1978-03-01), Calle et al.
patent: 4313162 (1982-01-01), Baun et al.
patent: 4745544 (1988-05-01), Renner et al.
patent: 4980820 (1990-12-01), Youngblood
patent: 5038282 (1991-08-01), Gilbert et al.
patent: 5131081 (1992-07-01), MacKenna et al.
patent: 5220661 (1993-06-01), Hu et al.
patent: 5224215 (1993-06-01), Disbrow
patent: 5278984 (1994-01-01), Batchelor
patent: 5313584 (1994-05-01), Tickner et al.
patent: 5367643 (1994-11-01), Chang et al.
patent: 5371860 (1994-12-01), Mura et al.
patent: 5418913 (1995-05-01), Fujimoto
patent: 5452299 (1995-09-01), Thessin et al.
patent: 5506967 (1996-04-01), Barajas et al.
patent: 5574862 (1996-11-01), Marianetti, II
patent: 5600816 (1997-02-01), Oldfield et al.
patent: 5617570 (1997-04-01), Russell et al.
patent: 5619682 (1997-04-01), Mayer et al.
patent: 5621898 (1997-04-01), Wooten
patent: 5644786 (1997-07-01), Gallagher et al.
Binford Charles D.
Gallagher Michael J.
McCombs Craig C.
Bailey Wayne P.
Barry Lance Leonard
Fishman Daniel N.
LSI Logic Corporation
LandOfFree
Employing request queues and completion queues between main proc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Employing request queues and completion queues between main proc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Employing request queues and completion queues between main proc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-314919