Data processing: measuring – calibrating – or testing – Testing system – Of circuit
Reexamination Certificate
2005-06-14
2005-06-14
Tsai, Carol S. W. (Department: 2857)
Data processing: measuring, calibrating, or testing
Testing system
Of circuit
C702S084000, C702S108000, C700S121000
Reexamination Certificate
active
06907378
ABSTRACT:
A test method for the detection of redundant tests and inefficient tests (RITs) used for testing integrated circuits (ICs) and a subsequent optimization of test complexity and test time duration. Empirical data from an execution of all tests of interest in a test plan, flow or suite of tests is collected. The empirical data is collected without stopping at errors. This empirical data is then used to determine the identity of one or more redundant and/or inefficient tests in the test plan. In order to reduce testing time and optimize the test flow, one of more of the following occurs. Redundant tests may be selectively removed, inefficient tests may be re-ordered to allow more efficient tests to be executed earlier in the test flow of the ICs, or some combination of this. RIT information is thus used to optimize the test flow, resulting in a reduction in test complexity and in test duration.
REFERENCES:
patent: 5768290 (1998-06-01), Akamatsu
patent: 5771243 (1998-06-01), Lee et al.
patent: 5844909 (1998-12-01), Wakui
patent: 6138257 (2000-10-01), Wada et al.
patent: 6154714 (2000-11-01), Lepejian
patent: 6678623 (2004-01-01), Koyama
patent: 6707313 (2004-03-01), Rohrbaugh et al.
patent: 6792373 (2004-09-01), Tabor
patent: 2002/0034112 (2002-03-01), Kato et al.
patent: 2004/0138846 (2004-07-01), Buxton et al.
Anna M. Brosa and Joan Figueras, On Maximizing the coverage of catastrophic and parametric faults, Test Workshop 1999, Proceedings, European Constance, Germany May 25-28, 1999, Los Alamitos, CA, USA, IEEE Computer Society, pp. 123-128.
Oliver Coudert, On Solving Covering Problems, Logic Synthesis, Proceedings of the 33rd. Design Automation Conference 1996. Las Vegas, Jun. 3-7, 1996, Proceedings of the Design Automation Conference, New York, IEEE, US, vol. Conf. 33, pp. 197-202.
Farzan Fallah, Stan Liao, & Srinivas Devadas, Solving Covering Problems Using LPR-Based Lower Bounds, IEEE Tranactions on very large scale integration (VLSI) Systems, IEEE Inc. New York, US, vol. 8, No. 1, Feb. 2000 pp. 9-17.
Stirrat Susan
Wu Kang
Agilent Technologie,s Inc.
Tsai Carol S. W.
LandOfFree
Empirical data based test optimization method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Empirical data based test optimization method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Empirical data based test optimization method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3501539