Emitter follower circuit with MOSFET

Details Emitter follower circuit with MOSFET Emitter follower circuit with MOSFET

1989-06-28

1990-09-18

Hudspeth, David

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307443, 307455, 3072963, H03K 1716

Patent

active

049580949

DESCRIPTION:

BRIEF SUMMARY
TECHNICAL FIELD

The present invention relates to an emitter follower circuit, and particularly to an emitter follower circuit employing a metal oxide semiconductor transistor.


BACKGROUND ART

Conventionally, an emitter follower circuit is used as an input circuit for inputting a signal or an output circuit for outputting a signal.
In a bipolar-complementaly metal oxide semiconductor (Bipolar-CMOS) circuit constructed by combining a bipolar circuit and a CMOS circuit, a MOS transistor included in a current source is cut off when the emitter follower circuit is set to the inactive state. Thereby, it becomes possible to prevent current from passing through the bipolar circuit and reduce power consumed therein.
FIG. 1 illustrates a level converter, which includes a conventional emitter follower circuit. Referring to FIG. 1, a differential circuit is made up of transistors Q1 and Q2. The transistor Q1 is supplied with a voltage signal through a terminal 10, and the transistor Q2 is supplied with a reference voltage V.sub.REF through a terminal 11.
Two output signals derived from the differential circuit pass through emitter follower circuits 12 and 13 including transistors Q3 and Q4, respectively, and are supplied to a flip-flop 14, which includes MOS transistors P1, P2, N1 and N2. An output signal derived from the flip-flop 14 passes through an inverter 15 including MOS transistors P3 and N3, and is output through a terminal 16. The flip-flop 14 has a function of converting the ECL (Emitter Coupled Logic) level of a supplied signal to the MOS level.
The emitter follower circuits 12 and 13 include transistors Q5 and Q6, respectively, which function as constant-current sources, each of which is supplied to a fixed voltage V.sub.R through a terminal 17. N-channel MOS transistors N4 and N5 are current source resistors, and conduct when a chip select signal CS applied through a terminal 18 is held at a high (H) level, so that emitter follower circuits 12 and 13 are held in the active state. The MOS transistors N4 and N5 are cut off when the chip select signal CL is switched to a low (L) level, so that the emitter follower circuits 12 and 13 are switched to the inactive state.
FIG. 2 illustrates a sense amplification circuit for a memory including a conventional emitter follower circuit. Referring to this figure, terminals 20a and 20b are connected to bit lines (not shown) which are paired. The voltages of the terminals 20a and 20b pass through emitter follower circuits 21 and 22 including transistors Q10 and Q11, respectively, and are then applied to a differential circuit made up of transistors Q12 and Q13. The collectors of the transistors Q12 and Q13 are coupled to corresponding current/voltage conversion circuits 25 and 26 through corresponding common lines 23 and 24, which are used in common with differential circuits associated with other bit lines. With the above-mentioned structure, current passing through the common line 23 becomes larger than that passing through the common line 24 when the level of the terminal 20a is higher than the level of the terminal 20b. At this time, the levels of the common lines 23 and 24 are held at almost identical levels.
A fixed voltage V.sub.CNO is applied, through a terminal 30, to the base of transistors Q14 and Q15, which are included in the current/voltage conversion circuits 25 and 26, respectively. Collector currents of the transistors Q14 and Q15 are converted to corresponding voltages by the MOS transistors N12 and N13, respectively, which function as resistors.
The output signals of the current/voltage conversion circuits 25 and 26 are supplied to a differential amplifier (not shown) of the next stage through terminals 27a and 27b, respectively.
The N-channel MOS transistors N10 and N11 included in the emitter follower circuits 21 and 22 are current source resistors. The MOS transistors N10 and N11 conduct when a bit select signal BS supplied from a terminal 28 through an inverter is held at L level, whereby the emitter follower circuits 21 and 22 are held in th

REFERENCES:
patent: 4099070 (1978-07-01), Reinert
patent: 4168540 (1979-09-01), Delker et al.
patent: 4587444 (1986-05-01), Emori et al.
patent: 4604533 (1986-08-01), Miyamoto et al.
patent: 4663104 (1986-12-01), Mallinson
patent: 4713560 (1987-12-01), Herndon
patent: 4740918 (1988-04-01), Okajima et al.
patent: 4858183 (1989-08-01), Scharrer et al.
patent: 4868421 (1989-09-01), Herndon et al.

Affiliated with

Also associated with

Rating

Emitter follower circuit with MOSFET does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Emitter follower circuit with MOSFET, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Emitter follower circuit with MOSFET will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1573936