Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Patent
1997-06-11
1999-02-23
Brown, Peter Toby
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
257759, 257774, 257776, H01L 2348
Patent
active
058747788
ABSTRACT:
A device architecture with embedded planar conductive ground and power planes in the device architecture. The apparatus includes a first conductive plane, a second conductive plane, a signal plane disposed between the first and second conductive planes, and a logic level disposed adjacent the first conductive plane and connected to the signal plane through at least one via in the conductive plane. The apparatus also includes a built-in alignment scheme. The invention includes a method for making the device and alignment architectures.
REFERENCES:
patent: 5000818 (1991-03-01), Thomas et al.
patent: 5003273 (1991-03-01), Oppenberg
patent: 5117276 (1992-05-01), Thomas et al.
patent: 5128280 (1992-07-01), Matsumoto et al.
patent: 5135889 (1992-08-01), Allen
patent: 5262353 (1993-11-01), Sun et al.
patent: 5287619 (1994-02-01), Smith et al.
patent: 5315069 (1994-05-01), Gebara
patent: 5406118 (1995-04-01), Saito et al.
patent: 5451479 (1995-09-01), Ishibashi
patent: 5472900 (1995-12-01), Vu et al.
patent: 5499445 (1996-03-01), Boyle et al.
patent: 5508938 (1996-04-01), Wheeler
patent: 5700732 (1997-12-01), Jost et al.
"Chip Power Structure to Enhance Performance and Noise," IBM Technical Disclosure Bulletin, vol. 39, No. 9, p. 7, Sep. 1996.
"Planarity Layout Design for VLSI Chip Manufacturing," IBM Technical Disclosure Bulletin, vol. 37, No. 7, p. 457, Jul. 1994.
Intel. Paper, Symposium on VLSI Technology Digest of Technical Papers, p. 49, 1996.
Muraka, Steigerwald, and Gutmann, "Inlaid Copper Multilevel Interconnections Using Planarization by Chemical Mechanical," MRS Bulletin 1993.
"Edge Alignment and Edge Vernier Alignment Mark for Thin Film Head Fabrication," Kenneth Mason Publications Ltd. No. 308 Dec. 1989 Chen et al .
Bhattacharyya Arup
Leidy Robert K.
Brown Peter Toby
International Business Machines - Corporation
Potter Roy
Shkurko Eugene I.
LandOfFree
Embedded power and ground plane structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Embedded power and ground plane structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Embedded power and ground plane structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-309942