Embedded memory with security row lock protection

Details Embedded memory with security row lock protection Embedded memory with security row lock protection

2005-04-12

2005-04-12

Mai, Son (Department: 2818)

Static information storage and retrieval

Floating gate

Data security

C365S195000, C365S196000

Reexamination Certificate

active

06879518

ABSTRACT:
A memory device having a memory array of nonvolatile memory elements also includes one or more security rows (or columns) of security bits that can be programmed to a locked status. External memory access requests are processed by first reading the corresponding security bit. If the requested row or column is locked, a default zero value is returned. Only external requests of unlocked locations, and all internal access requests, return the actual memory contents. Security bits can be erased (unlocked), but the secured contents of the locked row or column is also erased at the same time.

REFERENCES:
patent: 5642480 (1997-06-01), Brownlee et al.
patent: 6026016 (2000-02-01), Gafken
patent: 6076149 (2000-06-01), Usami et al.
patent: 6088262 (2000-07-01), Nasu
patent: 6229731 (2001-05-01), Kasai et al.

Affiliated with

Also associated with

Rating

Embedded memory with security row lock protection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Embedded memory with security row lock protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Embedded memory with security row lock protection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3438550