Static information storage and retrieval – Interconnection arrangements
Patent
2000-01-14
2000-12-26
Nguyen, Tan T.
Static information storage and retrieval
Interconnection arrangements
36518902, 36523003, 36523006, G11C 506
Patent
active
061669423
ABSTRACT:
A DRAM architecture configures memory cells into a predetermined number of arrays. Each array has its own row decoders and sense amplifiers. A data path circuit containing local drivers and data read and write lines is associated with each of the arrays in a first direction. The respective connections between the array and data path circuit utilize IO lines that are considerably shorter than the IO lines used in prior art architectures. Using this unique arrangement of data path circuits and memory arrays as a building block, a DRAM architecture of increased capacity can be constructed by simply placing additional data paths and memory arrays on to the semiconductor device in a second direction orthogonal to the first direction.
REFERENCES:
patent: 3686640 (1972-08-01), Andersen et al.
patent: 4429374 (1984-01-01), Tanimura
patent: 4569036 (1986-02-01), Fujii et al.
patent: 4611299 (1986-09-01), Hori et al.
patent: 4618947 (1986-10-01), Tran et al.
patent: 4739497 (1988-04-01), Itoh et al.
patent: 4744061 (1988-05-01), Takemae et al.
patent: 4796224 (1989-01-01), Kawai et al.
patent: 4807191 (1989-02-01), Flannagan
patent: 4862418 (1989-08-01), Cuppens et al.
patent: 4926385 (1990-05-01), Fujishima et al.
patent: 4982372 (1991-01-01), Matsuo
patent: 5042011 (1991-08-01), Casper et al.
patent: 5280205 (1994-01-01), Green et al.
patent: 5291045 (1994-03-01), Atsumi
patent: 5305281 (1994-04-01), Lubeck
patent: 5506810 (1996-04-01), Runas
patent: 5586078 (1996-12-01), Takase et al.
patent: 5625602 (1997-04-01), Hasegawa et al.
patent: 5627785 (1997-05-01), Gilliam et al.
patent: 5654932 (1997-08-01), Rao
patent: 5680364 (1997-10-01), Lee
patent: 5703810 (1997-12-01), Nagy
patent: 5717629 (1998-02-01), Yin
patent: 5726931 (1998-03-01), Zagar et al.
patent: 5802006 (1998-09-01), Ohta
patent: 5875132 (1999-02-01), Ozaki
patent: 5903514 (1999-05-01), Sawada
Bunker Layne G.
Merritt Todd A.
Vo Huy T.
Micro)n Technology, Inc.
Nguyen Tan T.
LandOfFree
Embedded DRAM architecture with local data drivers and programma does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Embedded DRAM architecture with local data drivers and programma, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Embedded DRAM architecture with local data drivers and programma will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1002165