Embedded cell loopback method and system for testing in ATM...

Details Embedded cell loopback method and system for testing in ATM... Embedded cell loopback method and system for testing in ATM...

2006-11-07

2006-11-07

Jung, Min (Department: 2663)

Multiplex communications

Diagnostic testing

Path check

C370S249000

Reexamination Certificate

active

07133367

ABSTRACT:
The present invention relates to a method and apparatus for testing components in ATM networks utilizing loop-back based ATM layer testing. The method and apparatus utilize interfaces and identifier codes to send and loop-back test cells along portions of virtual channels to test the virtual channels.

REFERENCES:
patent: 5313453 (1994-05-01), Uchida et al.
patent: 5659540 (1997-08-01), Chen et al.
patent: 5710760 (1998-01-01), Moll
patent: 5812528 (1998-09-01), VanDervort
patent: 5901141 (1999-05-01), Gruber et al.
patent: 6269083 (2001-07-01), Nagata et al.
patent: 6563795 (2003-05-01), Gruber et al.
patent: 6873598 (2005-03-01), Powers et al.

Affiliated with

Also associated with

Rating

Embedded cell loopback method and system for testing in ATM... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Embedded cell loopback method and system for testing in ATM..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Embedded cell loopback method and system for testing in ATM... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3643776