Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Field effect device in non-single crystal – or...
Patent
1998-08-19
2000-06-13
Prenty, Mark V.
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Field effect device in non-single crystal, or...
257 74, H01L 2976
Patent
active
060752580
ABSTRACT:
A second transistor is formed a spaced distance above a first transistor. An interlevel dielectric is first deposited upon the upper surface of the first semiconductor substrate and the first transistor. A second semiconductor substrate, preferably comprising polysilicon, is then formed into the interlevel dielectric. A second transistor is then formed on the upper surface of the second semiconductor substrate. The second transistor is a spaced distance above the first transistor. The two transistors are a lateral distance apart which is smaller than the distance that can be achieved by conventional fabrication of transistors on the upper surface of the wafer. Transistors are more closely packed which results in an increase in the number of devices produced per wafer.
REFERENCES:
patent: 3791024 (1974-02-01), Boleky, III
patent: 4868137 (1989-09-01), Kubota
patent: 4889829 (1989-12-01), Kawai
patent: 5728619 (1998-03-01), Tsai et al.
patent: 5731217 (1998-03-01), Kadosh et al.
patent: 5808319 (1998-09-01), Gardner et al.
patent: 5818069 (1998-10-01), Kadosh et al.
patent: 5834350 (1998-11-01), Gardner et al.
patent: 5852310 (1998-12-01), Kadosh et al.
Duane Michael
Gardner Mark I.
Kadosh Daniel
Advanced Micro Devices , Inc.
Daffer Kevin L.
Prenty Mark V.
LandOfFree
Elevated transistor fabrication technique does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Elevated transistor fabrication technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Elevated transistor fabrication technique will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2070439