Elevated CMOS

Details Elevated CMOS Elevated CMOS

1990-12-04

1991-12-10

Prenty, Mark

357 234, 357 237, 357 55, H01L 2702, H01L 2978, H01L 2701, H01L 2906

Patent

active

050722760

ABSTRACT:
A new class of CMOS integrated circuits, wherein the PMOS and NMOS devices are both configured as vertical transistors. One trench can contain a PMOS device, an NMOS device, and a gate which is coupled to control both the PMOS device and the NMOS device. Latchup problems do not arise, and n+ to p+ spacing rules are not required.

REFERENCES:
patent: 4554572 (1985-11-01), Chatterjee
patent: 4566025 (1986-01-01), Jastrzebski et al.
patent: 4566914 (1986-01-01), Hall
patent: 4660062 (1987-04-01), Nishizawa et al.
patent: 4670768 (1987-06-01), Sunami et al.
patent: 4713678 (1987-12-01), Womack et al.
patent: 4740826 (1988-04-01), Chatterjee

Affiliated with

Also associated with

Rating

Elevated CMOS does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Elevated CMOS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Elevated CMOS will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1044301