Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2006-06-22
2009-06-16
Jackson, Stephen W (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C361S111000, C361S118000, C361S091100
Reexamination Certificate
active
07548401
ABSTRACT:
An electrostatic discharge (ESD) protection circuit in a semiconductor integrated circuit (IC) having protected circuitry is provided herein. In one embodiment, a circuit for protecting an integrated circuit from ESD includes a protected circuit node in the integrated circuit, a multiple stage transistor pump circuit coupled to the protected circuit node, and an electrostatic discharge protection circuit having a trigger coupled to the multiple stage transistor pump circuit. The multiple stage transistor pump circuit may comprise a Darlington transistor pump circuit.
REFERENCES:
patent: 5856214 (1999-01-01), Yu
patent: 5877927 (1999-03-01), Parat et al.
patent: 5978192 (1999-11-01), Young et al.
patent: 6353237 (2002-03-01), Yu
patent: 6411485 (2002-06-01), Chen et al.
patent: 6430016 (2002-08-01), Marr
patent: 7102864 (2006-09-01), Liu et al.
patent: 7285458 (2007-10-01), Manna et al.
Armer John
Mergens Markus Paul Josef
Russ Cornelius Christian
Verhaege Koen Gerard Maria
Jackson Stephen W
Lowenstein & Sandler PC
Patel Dharti H
Sarnoff Corporation
Sarnoff Europe BVBA
LandOfFree
Electrostatic discharge protection structures for high speed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrostatic discharge protection structures for high speed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge protection structures for high speed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4105442