Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Patent
1996-07-18
1997-06-17
Gaffin, Jeffrey A.
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
361111, H02H 904
Patent
active
056402996
ABSTRACT:
An integrated circuit has a semiconductor die with a substrate and at least first and second bond pads. An internal circuit is fabricated on the semiconductor die and connected to the first bond pad. An electrostatic discharge protection circuit including cascaded bipolar transistors is connected in series with a field effect transistor between the first and second bond pads. In another version, an output buffer of the integrated circuit is divided into sections. An electrostatic discharge protection circuit is triggerable in response to a voltage in the substrate. Resistive connections are provided from the sections of the output buffer to one of the bond pads. The output buffer is operative upon an electrostatic discharge event to inject sufficient charge into the substrate to produce the voltage to trigger the electrostatic discharge protection circuit. Other circuits, devices, systems and methods are also disclosed.
REFERENCES:
patent: 2655610 (1953-10-01), Ebers
patent: 4117507 (1978-09-01), Pacor
patent: 4282555 (1981-08-01), Svedberg
patent: 4302875 (1981-12-01), Satou et al.
patent: 4400711 (1983-08-01), Avery
patent: 4484244 (1984-11-01), Avery
patent: 4500845 (1985-02-01), Ehni
patent: 4602267 (1986-07-01), Shirato
patent: 4605872 (1986-08-01), Rung
patent: 4626882 (1986-12-01), Cottrell et al.
patent: 4630162 (1986-12-01), Bell et al.
patent: 4692781 (1987-09-01), Rountree et al.
patent: 4760433 (1988-07-01), Young et al.
patent: 4802054 (1989-01-01), Yu et al.
patent: 4808861 (1989-02-01), Ehni
patent: 4821096 (1989-04-01), Maloney
patent: 4855620 (1989-08-01), Duvvury et al.
patent: 4896243 (1990-01-01), Chatterjee et al.
patent: 4922371 (1990-05-01), Gray et al.
patent: 4928023 (1990-05-01), Marshall
patent: 4937639 (1990-06-01), Yao et al.
patent: 4939616 (1990-07-01), Rountree
patent: 5008724 (1991-04-01), Shirai et al.
patent: 5012317 (1991-04-01), Rountree
patent: 5019888 (1991-05-01), Scott et al.
patent: 5036215 (1991-07-01), Masleid et al.
patent: 5060037 (1991-10-01), Rountree
patent: 5072273 (1991-12-01), Avery
patent: 5077591 (1991-12-01), Chen et al.
patent: 5144392 (1992-09-01), Brotherton
patent: 5150187 (1992-09-01), Huang
patent: 5157573 (1992-10-01), Lee et al.
patent: 5290724 (1994-03-01), Leach
Avery, L.R., Using SCR's As Transient Protection Structures In Integrated Circuits, RCA DSRC, Princeton, NJ, pp. 177-180.
Lin, C.M., et al. A CMOS VLSI ESD Input Protection Device, DIFIDW, EOS/ESD Symposium Proceedings, 1984, pp. 202-209.
Pribyl, W., et al., CMOS Output Buffers for Megabit DRAM's IEEE Journal of Solid-State Circuits, Special Correspondence, vol. 23, No. 3, Jun. 1988, pp. 816-819.
Reczek, W., et al., Reliability of Latch-Up Characterization Procedures, Proc. IEEE 1990 Int'l. Conference on Microelectronic Test Structures, vol. 3, Mar. 1990, pp. 51-54.
Reczek, W., et al., Latch-Up Free CMOS Using Buried Polysilicon Diodes, Siemens AG, Corporate Research and Development, Otto-Hahn-Ring 6, D-8000 Munich 83, FRG, pp. 679-682
Rountree R.N., A Process-Tolerant Input Protection Circuit for Advanced CMOS Processes, Texas Instruments Incorporated, 1988 EOS/ESD) Symposium.
Donaldson Richard L.
Gaffin Jeffrey A.
Laws Gerald E.
McClure C. Alan
Sherry Michael J.
LandOfFree
Electrostatic discharge protection in integrated circuits, syste does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrostatic discharge protection in integrated circuits, syste, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge protection in integrated circuits, syste will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2162394