Electrostatic discharge protection in a semiconductor device

Details Electrostatic discharge protection in a semiconductor device Electrostatic discharge protection in a semiconductor device

2007-03-13

2007-03-13

Sircus, Brian (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

C361S111000

Reexamination Certificate

active

10403570

ABSTRACT:
An electrostatic discharge (ESD) protection circuit for protecting a circuit from an ESD event, the ESD protection circuit comprises a metal-oxide semiconductor (MOS) device including a gate terminal, a first source/drain terminal, a second source/drain terminal and a bulk terminal, the bulk and first source/drain terminals being operatively coupled across the circuit to be protected, the gate and second source/drain terminals being coupled together; and a voltage generation circuit coupled between the bulk and gate terminals of the MOS device. The voltage generation circuit is configured to generate a voltage difference between the bulk and gate terminals of the MOS device during at least a portion of the ESD event. In this manner, a current handling capability of the MOS device is increased, thereby advantageously enabling a smaller sized device having a significantly smaller capacitance associated therewith to be employed in the ESD protection circuit.

REFERENCES:
patent: 5543650 (1996-08-01), Au et al.
patent: 5710689 (1998-01-01), Becerra et al.
patent: 6064249 (2000-05-01), Duvvury et al.
patent: 6097235 (2000-08-01), Hsu et al.
patent: 6140683 (2000-10-01), Duvvury et al.
patent: 6222236 (2001-04-01), Lamey
patent: 6593799 (2003-07-01), De et al.
patent: 6671147 (2003-12-01), Ker et al.
patent: 6728086 (2004-04-01), Hung et al.
patent: 6747501 (2004-06-01), Ker et al.
A.Z.H. Wang et al., “An On-Chip ESD Protection Circuit with Low Trigger Voltage in BiCMOS Technology,” IEEE Journal of Solid-State Circuits, vol. 36, No. 1, pp. 40-45, Jan. 2001.

Affiliated with

Also associated with

Rating

Electrostatic discharge protection in a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrostatic discharge protection in a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge protection in a semiconductor device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3759745