Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2007-11-27
2007-11-27
Lo, Weilun (Department: 2179)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S013000, C703S019000, C716S030000
Reexamination Certificate
active
10933271
ABSTRACT:
An ESD protection device modeling method of modeling an electrical characteristic of an electrostatic discharge (ESD) protection device for simulating a circuit that include the ESD protection device, comprising the steps of (114) setting a parameter of at least one specific element that affects the electrical characteristic of the ESD protection device; and (116) modeling the electrical characteristic of the ESD protection device with the parameter of the specific element.
REFERENCES:
patent: 5166624 (1992-11-01), Abernathy
patent: 5751525 (1998-05-01), Olney
patent: 5796638 (1998-08-01), Kang et al.
patent: 5949694 (1999-09-01), Amerasekera et al.
patent: 5999719 (1999-12-01), Asada et al.
patent: 6327555 (2001-12-01), Shimizu et al.
patent: 6476449 (2002-11-01), Lin
patent: 6493850 (2002-12-01), Venugopal et al.
patent: 6515331 (2003-02-01), Carneiro et al.
patent: 6539531 (2003-03-01), Miller et al.
patent: 6553542 (2003-04-01), Ramaswamy et al.
patent: 6581028 (2003-06-01), Hayashi
patent: 6591233 (2003-07-01), Sonoda
patent: 6858900 (2005-02-01), Chen et al.
patent: 2002/0144213 (2002-10-01), Ramaswamy et al.
patent: 2002/0152447 (2002-10-01), Venugopal et al.
patent: 2003/0081363 (2003-05-01), Kawashima et al.
patent: 2003/0082839 (2003-05-01), Kitamaru et al.
patent: 2001-339052 (2001-07-01), None
Ajith Amerasekera, ESD in Silicon Integrated Circuits, 2nd Edition, Chapter 10: Device Modeling of High Current Effects, John Wiley & Sons Ltd., Apr. 2002.
Ajith Amerasekera, ESD in Silicon Integrated Circuits, 2nd Edition, Chapter 11: Circuit Simulation Basics, Approaches, and Applications, John Wiley & Sons Ltd., Apr. 2002.
Sridhar Ramaswamy, “Circuit-level Simulation of CDM-ESD and EOS in Submicron MOS Devices,” Electrical Overstress/Electrostatic Discharge Symposium 1996 Proceedings, Sep. 1996.
V. Axelrad, “Investigations of Salicided and Salicide-Blocked MOSFETs for ESD Including ESD Simulation,” SISPAD 2001, Athens, Greece.
Naoyuki Shigyo, “An Explicit Expression for Surface Potential at High-End of Moderate Inversion,” IEEE Transactions on Electron Devices, vol. 49, No. 7, Jul. 2002.
Carlos H. Diaz, “Circuit-Level Electrothermal Simulation of Electrical Overstress Failures in Advances MOS I/O Protection Devices,” IEEE Transactions on Comupter-Aided Design of Integrated Circuits and Systems, vol. 13, No. 4, Apr. 1994.
Carlos H. Diaz, “New Algorithms for Circuit Simulation of Device Breakdown,” IEEE Transactions of Computer-Aided Design, vol. 11, No. 11, Nov. 1992.
Carlos H. Diaz, “Simulation of Electrical Overstress Thermal Failures in Integrated Circuits,” IEEE Transactions on Electron Devices, vol. 41, No. 3, Mar. 1994.
Amerasekera et al., Modeling MOS Snapback and Parasitic Bipolar Action for Circuit-Level ESD and High Current Simulations, journal, 1996, 318-326, University of Illinois at Urbana-Champaign, Urbana, IL.
Lo Weilun
Takeuchi & Kubotera LLP
Wiener Eric A
LandOfFree
Electrostatic discharge protection device modeling method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrostatic discharge protection device modeling method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge protection device modeling method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3880196