Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2002-04-24
2008-03-04
Sherry, Michael (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C361S111000
Reexamination Certificate
active
07339770
ABSTRACT:
An electrostatic discharge protection circuit is provided having a first electrically conductive element (such as a current sinking transistor) to couple between a power source and a first node. The first electrically conductive element has a control input terminal. A discharge path control circuit having an output terminal couples to the control input terminal of the first electrically conductive element. A timer circuit having an output terminal couples to the input terminal of the discharge path control circuit. A ring oscillator timer circuit having an output terminal couples to an input terminal of the timer circuit. The ring oscillator timer circuit may include a series of inverter circuits and/or counter circuits (such as flip-flop circuits).
REFERENCES:
patent: 4799259 (1989-01-01), Ogrodski
patent: 4978869 (1990-12-01), Dias
patent: 5530612 (1996-06-01), Maloney
patent: 5570034 (1996-10-01), Needham et al.
patent: 5838146 (1998-11-01), Singer
patent: 5852541 (1998-12-01), Lin et al.
patent: 5900775 (1999-05-01), Tihanyi
patent: 5907464 (1999-05-01), Maloney et al.
patent: 5946177 (1999-08-01), Miller et al.
patent: 5956219 (1999-09-01), Maloney
patent: 6008970 (1999-12-01), Maloney et al.
patent: 6091593 (2000-07-01), Lin
patent: 6100769 (2000-08-01), An et al.
patent: 6114876 (2000-09-01), Kwong et al.
patent: 6256184 (2001-07-01), Gauthier, Jr. et al.
patent: 6304127 (2001-10-01), Lin
patent: 6404608 (2002-06-01), Pryor et al.
patent: 6424510 (2002-07-01), Ajit et al.
patent: 6486727 (2002-11-01), Kwong
patent: 6515550 (2003-02-01), Demsky et al.
patent: 6801416 (2004-10-01), Hatzilambrou et al.
patent: 6958896 (2005-10-01), Lin et al.
patent: 2002/0113657 (2002-08-01), Dufour
Timothy J. Maloney et al. “Stacked PMOS Clamps for High Voltage Power Supply Protection,” pp. 1-8, Orlando, FL, Sep. 27-30, 1998, Paper 2A.2, 21stEOS/EJD Symposium.
T.J. Maloney, “Designing Po wer Supply Clamps for Electrostatic Discharge Protection of Integrated Circuits,”Microelectronics Reliabilitypp. 1691-1703, in 1998.
Maloney Timothy J.
Poon Steven S.
Intel Corporation
Nguyen Danny
Schwegman Lundberg & Woessner, P.A.
Sherry Michael
LandOfFree
Electrostatic discharge protection circuit having a ring... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrostatic discharge protection circuit having a ring..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge protection circuit having a ring... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3973205