Electrostatic discharge protection circuit for integrated circui

Details Electrostatic discharge protection circuit for integrated circui Electrostatic discharge protection circuit for integrated circui

1992-06-15

1995-03-21

Hoff, Marc S.

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

361 91, 361111, H02H 904

Patent

active

054002028

ABSTRACT:
A circuit for protecting integrated circuits from electrostatic discharge by using SCR latchup to divert the ESD current pulse away from sensitive circuit structures. The SCR structure of the invention includes a trigger circuit having an NMOS triggering transistor for activating the SCR when an ESD event occurs on an input/output pad of the integrated circuit being protected. The ESD event on the input/output pad of the integrated circuit is detected by a circuit which applies a trigger voltage to the NMOS triggering transistor to initiate latchup of the SCR independent of junction breakdown of the NMOS triggering transistor. The trigger voltage is generated by an inverter trigger or a capacitor trigger powered by the ESD event so as to trigger SCR latchup so long as the integrated circuit is not powered up (V.sub.DD is low). The SCR of the invention may also have a floating well whereby the well resistor R.sub.w of the SCR is replaced by a CMOS device which inhibits forward biasing of the pnp base of the SCR when V.sub.DD is high but allows small currents to forward bias the pnp base when V.sub.DD is low. The NMOS trigger FET of the invention also may be isolated from the substrate containing the SCR so as to further decrease the effects of junction breakdown conditions on the latchup of the SCR.

REFERENCES:
patent: 3790809 (1974-02-01), Kuster
patent: 4400711 (1983-08-01), Avery
patent: 4698655 (1987-10-01), Schultz
patent: 5173755 (1992-12-01), Co et al.
Avery, "Using SCR's as Transient Protection Structures in Integrated Circuits", EOS/ESD Symp. Proc., EOS-5, pp. 177-180 (1983).
Chatterjee et al., "A Low-Voltage Triggering SCR For On-Chip ESD Protection at Output and Input Pads", Proc. 1990 Symp. VLSI Tech., pp. 75-76.
Duvvury et al., "ESD Phenomena and Protection Issues in CMOS Output Buffers", IEEE/IRPS, pp. 174-180 (1987).
Khurana et al., "ESD On CHMOS Devices-Equivalent Circuits, Physical Models and Failure Mechanisms", IEEE/IRPS, pp. 212-223 (1985).
Rieck et al., "Novel ESD Protection for Advanced CMOS Output Drivers", EOS/ESD Symp. Proc., EOS-11, pp. 182-189 (1989).
Roundtree et al., "A Process-Tolerant Input Protection Circuit For Advanced CMOS Processes", EOS/ESD Symp. Proc., EOS-10, pp. 201-205 (1988).
Wu et al., "A New On-Chip ESD Protection Circuit with Dual Parasitic SCR Structures for CMOS VLSI", IEE Journal of Solid State Circuits, vol. 27, No. 3, Mar. 1992.

Affiliated with

Also associated with

Rating

Electrostatic discharge protection circuit for integrated circui does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrostatic discharge protection circuit for integrated circui, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge protection circuit for integrated circui will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1153898