Electrostatic discharge protection circuit coupled on I/O pad

Details Electrostatic discharge protection circuit coupled on I/O pad Electrostatic discharge protection circuit coupled on I/O pad

2006-09-12

2006-09-12

Sircus, Brian (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

C361S111000, C361S091100

Reexamination Certificate

active

07106563

ABSTRACT:
An I/O pad ESD protection circuit is composed of a SCR circuit, a first diode, a second diode, and an anti-latch-up circuit. The SCR circuit has a first connection terminal and a second connection terminal, respectively coupled to the I/O pad and the ground voltage, so as to discharge the electrostatic charges. The anti-latch-up circuit has two terminals, which are respectively coupled to the voltage source and the ground voltage, and another connection terminal, used to send an anti-latch-up signal to the SCR for changing the activating rate. The latch-up phenomenon is avoided.

REFERENCES:
patent: 5869873 (1999-02-01), Yu
patent: 6031405 (2000-02-01), Yu
patent: 2001/0007521 (2001-07-01), Chen

Affiliated with

Also associated with

Rating

Electrostatic discharge protection circuit coupled on I/O pad does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrostatic discharge protection circuit coupled on I/O pad, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge protection circuit coupled on I/O pad will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3540817