Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2007-08-06
2010-12-14
Fureman, Jared J (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
Reexamination Certificate
active
07852608
ABSTRACT:
An electrostatic discharge protection circuit and a semiconductor device that prevent the breakdown of a semiconductor device caused by an electrostatic discharge (ESD) which suddenly changes. When voltage which is far higher than VDD1is applied to a power supply line as a result of an ESD, a great electric potential difference is produced between VDD1and VSS. At this time an electric current path for making an electric charge generated by overvoltage flow to a grounding line is formed by a clamp circuit. As a result, an electric current flows into GND of a circuit block. This prevents the production of a great electric potential difference between VDD1and VSS. In addition, at this time a rapid change in the level of the overvoltage applied to a signal line is suppressed by a protection circuit. This prevents the dielectric breakdown of gate oxide films of transistors included in a circuit block which receives a control signal.
REFERENCES:
patent: 5515232 (1996-05-01), Fukazawa et al.
patent: 2001/0043449 (2001-11-01), Okushima
patent: 2006/0114047 (2006-06-01), Irino
patent: 2006/0125514 (2006-06-01), Hashimoto
Patent Abstract of Japan, Japanese Publication No. 09-036245, Published Feb. 7, 1997.
Patent Abstract of Japan, Japanese Publication No. 2006-121007, Published May 11, 2006.
Patent Abstract of Japan, Japanese Publication No. 11-220031, Published Aug. 10, 1999.
Patent Abstract of Japan, Japanese Publication No. 2002-314516, Published Oct. 25, 2002.
Patent Abstract of Japan, Japanese Publication No. 2005-285160, Published Oct. 13, 2005.
Patent Abstract of Japan, Japanese Publication No. 2004-336800, Published Nov. 25, 2004.
Hayashi Tetsuya
Higuchi Tomokazu
Yoshitani Masanori
Fujitsu Patent Center
Fujitsu Semiconductor Limited
Fureman Jared J
Ieva Nicholas
LandOfFree
Electrostatic discharge protection circuit and semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrostatic discharge protection circuit and semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge protection circuit and semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4153043