Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Patent
1995-06-22
1997-03-25
Young, Brian K.
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
361111, H02H 904
Patent
active
056150733
ABSTRACT:
A protection system for an integrated circuit includes a protection structure for the input terminals and output terminals that protects against ESD stress in bonding pad to V.sub.SS and bonding pad to V.sub.DD paths, both negative and positive paths. The protection system also includes a protection structure for protecting bonding pad to bonding pad electrical paths and a protection structure for V.sub.DD to V.sub.SS paths. Using all three protection structures in combination provides full protection against ESD events in all possible paths in an integrated circuit. A protection structure isolates an output buffer from the protection structure and encourages stress discharge through the protection structure rather than the output buffer. In addition, a set of design rules is set forth for the design and layout of the output buffer and protection structure including rules pertaining to transistor width, finger width, channel length, contact to gate spacing, and the like which significantly enhance ESD protection. In one embodiment, an electrostatic discharge (ESD) protection circuit connected to a pad of a semiconductor integrated circuit includes an NMOS transistor having a gate and a source/drain pathway connected between the pad and ground, a resistor connected between the NMOS transistor gate and ground, and a clamping transistor having a source/drain pathway connected between the NMOS transistor gate and ground and having a gate connected to the NMOS transistor gate. Supply taps are positioned at a distance removed from the NMOS transistor so that the substrate resistance at the NMOS transistor is elevated.
REFERENCES:
patent: 4734752 (1988-03-01), Liu et al.
patent: 5159518 (1992-10-01), Roy
patent: 5162888 (1992-11-01), Co et al.
patent: 5229635 (1993-07-01), Bessolo et al.
patent: 5262344 (1993-11-01), Mistry
patent: 5301084 (1994-04-01), Miller
patent: 5329143 (1994-07-01), Chan et al.
patent: 5345357 (1994-09-01), Planka
Blecher Yaron
Fried Rafael
Friedman Shimon
National Semiconductor Corporation
Sherry Michael J.
Young Brian K.
LandOfFree
Electrostatic discharge protection apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electrostatic discharge protection apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge protection apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2208916