Electrostatic discharge clamp using vertical NPN transistor

Details Electrostatic discharge clamp using vertical NPN transistor Electrostatic discharge clamp using vertical NPN transistor

1990-05-03

1993-05-18

Evans, Geoffrey S.

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

361 91, 257356, H02H 904, H02L 2704

Patent

active

052126188

ABSTRACT:
An electrostatic discharge protection clamp particularly useful for with bipolar and biCMOS integrated circuits include an NPN transistor formed in an isolated tub in an epitaxial layer grown on a substrate. The collector of the NPN transistor is connected to the input terminal, and the emitter of the NPN transistor is connected to the substrate. A resistor interconnects the base and the emitter. Advantageously, the P-doped base can abut the P-doped isolation region forming the tub, and the P-doped isolation region can interconnect the emitter to the substrate. Below BV.sub.CES the clamp will look like an open circuit, and above BV.sub.CES the transistor will start conducting current. The transistor will break down collector to base. Conduction of the transistor causes a voltage drop across the base-emitter junction, and when this voltage drop exceeds the base-emitter forward voltage the transistor will turn on. Once the transistor is turned on and current starts flowing in the emitter, avalanche effects will cause the breakdown voltage to snap back to BV.sub.CEO and remain there until the emitter current drops below some low level, which will be at the end of the electrostatic discharge pulse. In the negative direction the tub to substrate diode provides an effective clamp which will clamp the voltage to a low value and limit the power dissipation in the junction. Alternatively, a bidirectional clamp can be provided in which a second NPN transistor is fabricated in the tub with the emitter of the second transistor connected to the input terminal and the collectors of the two transistors being interconnected by the N-doped epitaxial layer of the tub. The dopant conductivities can be reversed.

REFERENCES:
patent: 3230429 (1966-01-01), Stehney
patent: 3967295 (1976-06-01), Stewart
patent: 4106048 (1978-08-01), Khajezadeh
patent: 4131908 (1978-12-01), Daub et al.
patent: 4367509 (1983-01-01), Snyder et al.
patent: 4400711 (1983-08-01), Avery
patent: 4543593 (1985-09-01), Fujita
patent: 4567500 (1986-01-01), Avery
patent: 4573099 (1986-02-01), Ganesan et al.
patent: 4652902 (1987-03-01), Takata et al.
patent: 4656491 (1987-04-01), Igarashi
patent: 4937471 (1990-06-01), Park et al.
patent: 4939616 (1990-07-01), Rountree
patent: 4990802 (1991-02-01), Smooha
patent: 5010380 (1991-04-01), Avery
patent: 5027181 (1991-06-01), Larik et al.
patent: 5099302 (1992-03-01), Pavlin
patent: 5159518 (1992-10-01), Roy

Affiliated with

Also associated with

Rating

Electrostatic discharge clamp using vertical NPN transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrostatic discharge clamp using vertical NPN transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge clamp using vertical NPN transistor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-808193