Electronics circuit graphics symbol scaling method

Details Electronics circuit graphics symbol scaling method Electronics circuit graphics symbol scaling method

1993-06-18

1995-12-12

Jankus, Almis R.

Boots, shoes, and leggings

395133, 395919, 395921, 364491, G06T 300

Patent

active

054758041

ABSTRACT:
A method for scaling (reducing or enlarging) electronic device symbols operates on an input file (ie. body file) of information in precoded characteristics representing the electronic device symbol. The characteristic has a plurality of parameters describing it. The method, performed by a computer, first parses a plurality of parameters associated with the characteristic. Certain parameters are selected and scaled by the method. Lastly, the scaled parameters are reassembled along with the non-scaled parameters in the same characteristic and replaced in the body file of information.

REFERENCES:
patent: 4651284 (1987-03-01), Watanabe et al.
patent: 5025325 (1991-06-01), Hudson
patent: 5031111 (1991-07-01), Chao et al.
patent: 5050091 (1991-09-01), Rubin
patent: 5092780 (1992-03-01), Vlach
patent: 5197120 (1993-03-01), Saxton et al.
patent: 5258919 (1993-11-01), Yamanouchi et al.
patent: 5319743 (1994-06-01), Dutta et al.

Affiliated with

Also associated with

Rating

Electronics circuit graphics symbol scaling method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronics circuit graphics symbol scaling method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronics circuit graphics symbol scaling method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1367607