Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Timing
Reexamination Certificate
2005-04-05
2005-04-05
Broda, Samuel (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Timing
C703S002000, C703S013000, C703S022000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06876961
ABSTRACT:
A technique is provided for use in computerized modeling of an electronic system. The technique bases simulation of the system's operation (e.g., timing operation) upon both actual physical characteristics of a part of the system, and hierarchical analysis-based models of the rest of the system.
REFERENCES:
patent: 6101599 (2000-08-01), Wright et al.
patent: 6119215 (2000-09-01), Key et al.
patent: 6144987 (2000-11-01), Niemi
patent: 6173386 (2001-01-01), Key et al.
patent: 6195739 (2001-02-01), Wright et al.
Blaquiére et al, “Timing Analysis Speed-up Using a Hierarchical and a Multimode Approach,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, No. 2, pp. 244-255 (Feb. 1996).*
Luk et al, “Visualising Reconfigurable Libraries for FPGAs”, IEEE Conference Record of the Thirty-First Asilomar Conference on Signals, Systems & Computers, vol. 1, pp. 389-393 (Nov. 1997).*
Li et al, “Optimization of Analog Modeling and Simulation”, IEEE 5th International Conference on Solid-State and Integrated Circuit Technology, pp. 385-388 (Oct. 1998).*
McDonald et al, “Timing Analysis for the PA-8000”, EE Design, Feb. 1997 (downloaded text from: www.eedesign.com/editorial/1997/coverstory9702.html).*
Shepard et al, “Design Methodology for the S/390 Parallel Enterprise Server G4 Microprocessors”, IBM Journal of Research an Development, vol. 41 No. 4/5, pp. 515-547 (Jul. 1997).*
Tan et al, “Balanced Multi-Level Multi-Way Partitioning of Large Analog Circuits for Hierarchical Symbolic Analysis”, IEEE Proceedings of the Asia and South Pacific Design Automation Conference, vol. 1, pp. 1-4 (Jan. 1999).*
Rodriguez-Garcia, “A Tool for Complete Small-Signal Analytical Modeling of Large Analog Circuits”, IEEE Third International Workshop on Design of Mixed-Mode Integrated Circuits and Applications, pp. 36-39 (Jul. 1999).*
Kukimoto, et al., “Hierarchical Functional Timing Analysis,” 35th Design Automation Conference, Jun. 1998, ACM, San Francisco, CA.
Marwan M. Hassoun, “Heirarchical Symbolic Analysis of Large Analog Circuits,” Symbolic Analysis Techniques, 1998, pp. 102-139, Institute of Electrical and Electronics Engineers, Inc., New York, NY.
U.S. Appl. No. 09/106,478, filed Jun. 29, 1998, Kerr et al.
U.S. Appl. No. 09/212,314, filed Dec. 14, 1998, Scott et al.
U.S. Appl. No. 09/216,519, filed Dec. 18, 1998, Kerr et al.
U.S. Appl. No. 09/642,144, filed Aug. 18, 2000, Key et al.
U.S. Appl. No. 09/727,068, filed Nov. 30, 2000, Wright et al.
U.S. Appl. No. 09/727,068, filed Nov. 30, 2000, Wright et al.
World Wide Web page http://www.synopsys.com/products/analysis/pt_tech_bgr.html,Prime Time Full-Chip Static Timing Analyzer,Jul. 12, 1999, pp. 1-17.
World Wide Web page http://www.synopsys.com/products/analysis/primtime_ds.html,Prime Time,Jul. 12, 1999, pp. 1-7.
World wide Web page http:/www.synopsys.com/products/analysis/primtime_cs.html,Prime Time: Full-Chip, Gate-Level Static Timing Analysis,Jul. 12, 1999, pp. 1-2.
World Wide Web page http://www.synopsys.com/products/analysis/sta_wp.html,Static Timing Verification: Methodology Overview,Jul. 12, 1999, pp. 1-13.
Key Kenneth Michael
Marshall John W.
Nellenbach Scott
Broda Samuel
Cesari and McKenna LLP
Cisco Technology Inc.
LandOfFree
Electronic system modeling using actual and approximated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic system modeling using actual and approximated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic system modeling using actual and approximated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3376385