Electronic processor for performing multiplication

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 752

Patent

active

055351514

ABSTRACT:
A processor which can further reduce the number of steps required for the operation of multiplication compared with conventional algorithms. Booth's algorithm is used for a decoding means in a unit signal processing section with a built-in one-bit full adder. This reduces the number of steps required for multiplication compared to conventional algorithms, thereby substantially improving the operating speed of a processor.

REFERENCES:
patent: 5231415 (1993-07-01), Hagihara
patent: 5235536 (1993-08-01), Matsuhishi et al.
patent: 5325320 (1994-06-01), Chiu
patent: 5333119 (1994-07-01), Raatz
patent: 5426599 (1995-06-01), Machida

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Electronic processor for performing multiplication does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronic processor for performing multiplication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic processor for performing multiplication will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1873303

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.