Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2006-08-01
2006-08-01
Le, Thao P. (Department: 2818)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C257S758000
Reexamination Certificate
active
07084006
ABSTRACT:
There are provided the steps of forming a wiring pattern in an area except packaging area on a mounted body, the package area in which electronic parts is mounted, mounting the electronic parts in the packaging area of the mounted body to direct a surface of the electronic parts, of which a connection terminal is formed, upward, and forming an insulating film which covers the electronic parts and the wiring pattern.
REFERENCES:
patent: 6169325 (2001-01-01), Azuma et al.
patent: 6309912 (2001-10-01), Chiou et al.
patent: 6319754 (2001-11-01), Wang et al.
patent: 6396143 (2002-05-01), Kimbara et al.
patent: 2001/0008794 (2001-07-01), Akagawa
patent: 2002/0053730 (2002-05-01), Mashino
patent: 0 607 656 (1994-07-01), None
patent: 2001-196525 (2001-07-01), None
patent: 2001-274034 (2001-10-01), None
Higashi Mitsutoshi
Murayama Kei
Sunohara Masahiro
Armstrong, Kratz, Quintos Hanson & Brooks, LLP.
Le Thao P.
Shinko Electric Industries Co. Ltd.
LandOfFree
Electronic parts packaging structure and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic parts packaging structure and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic parts packaging structure and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3716799