Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2011-06-21
2011-06-21
Richards, N Drew (Department: 2895)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C257S758000, C257S777000, C257S778000, C257S787000, C257SE25018
Reexamination Certificate
active
07964950
ABSTRACT:
An electronic parts packaging structure of the present invention includes a wiring substrate having a wiring pattern, a first insulating film which is formed on the wiring substrate and which has an opening portion in a packaging area where an electronic parts is mounted, the electronic parts having a connection terminal flip-chip mounted on the wiring pattern exposed in the opening portion of the first insulating film, a second insulating film for covering the electronic parts, a via hole formed in a predetermined portion of the first and second insulating films on the wiring pattern, and an upper wiring pattern formed on the second insulating film and connected to the wiring pattern through the via hole.
REFERENCES:
patent: 5353498 (1994-10-01), Fillion et al.
patent: 5367765 (1994-11-01), Kusaka
patent: 5561085 (1996-10-01), Gorowitz et al.
patent: 5780776 (1998-07-01), Noda
patent: 5870289 (1999-02-01), Tokuda et al.
patent: 6518649 (2003-02-01), Iwane et al.
patent: 6582991 (2003-06-01), Maeda et al.
patent: 6905912 (2005-06-01), Maeda et al.
patent: 6909054 (2005-06-01), Sakamoto et al.
patent: 6952049 (2005-10-01), Ogawa et al.
patent: 7154189 (2006-12-01), Maeda et al.
patent: 7178233 (2007-02-01), Nakamura et al.
patent: 7239014 (2007-07-01), Ogawa et al.
patent: 7435910 (2008-10-01), Sakamoto et al.
patent: 2001/0002727 (2001-06-01), Shiraishi et al.
patent: 2001/0004130 (2001-06-01), Higashi et al.
patent: 2002/0041033 (2002-04-01), Murayama et al.
patent: 2002/0117743 (2002-08-01), Nakatani et al.
patent: 2002/0151112 (2002-10-01), Song
patent: 2003/0197285 (2003-10-01), Strandberg et al.
patent: 2007/0227765 (2007-10-01), Sakamoto et al.
patent: 2008/0151517 (2008-06-01), Sakamoto et al.
patent: 2008/0151519 (2008-06-01), Sakamoto et al.
patent: 2008/0151520 (2008-06-01), Sakamoto et al.
patent: 2008/0201944 (2008-08-01), Sakamoto et al.
patent: 2009/0070996 (2009-03-01), Sakamoto et al.
patent: 2010/0018049 (2010-01-01), Sakamoto et al.
patent: 2010/0031503 (2010-02-01), Sakamoto et al.
patent: 0 635 885 (1995-01-01), None
patent: 1 041 631 (2000-10-01), None
patent: 1 225 629 (2002-07-01), None
patent: 1 259 103 (2002-11-01), None
patent: 04-315458 (1992-11-01), None
patent: 5-167263 (1993-07-01), None
patent: 2000-323645 (2000-11-01), None
patent: 2000-349225 (2000-12-01), None
patent: 2001-177045 (2001-06-01), None
patent: 2002-184796 (2002-06-01), None
patent: 2003-007896 (2003-01-01), None
patent: 20062593 (2000-10-01), None
patent: 20020015216 (2002-02-01), None
patent: WO 02/054451 (2002-07-01), None
Translation of JP-2003-007896 cited on IDS filed Apr. 21, 2009, Detailed Description, pp. 1-24, Drawings, pp. 1-9.
Japanese Office Action mailed May 15, 2007, and partial English translation thereof.
European Search Report dated Jun. 17, 2010.
Korean Office Action mailed Jun. 22, 2010, with partial English Translation.
Higashi Mitsutoshi
Kobayashi Kazutaka
Koyama Toshinori
Murayama Kei
Sunohara Masahiro
Garcia Joannie A
Kratz Quintos & Hanson, LLP
Richards N Drew
Shinko Electric Industries Co. Ltd.
LandOfFree
Electronic parts packaging structure and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic parts packaging structure and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic parts packaging structure and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2703998