Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2001-11-30
2004-04-06
Vigushin, John B. (Department: 2827)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S267000, C361S772000, C361S773000, C257S690000, C257S696000, C257S786000, C438S106000, C438S108000, C029S832000, C029S840000, C029S854000
Reexamination Certificate
active
06717066
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to electronics packaging. More particularly, the present invention relates to an electronic package that includes an integrated circuit (IC) die or an IC package coupled to a substrate with multiple-zone interconnects, and to manufacturing methods related thereto.
BACKGROUND OF THE INVENTION
Integrated circuits (ICs) are typically assembled into electronic packages by physically and electrically coupling one or more ICs to a substrate made of organic or ceramic material. One or more IC packages can be physically and electrically coupled to a substrate such as a printed circuit board (PCB) or motherboard to form an “electronic assembly”. The “electronic assembly” can be part of an “electronic system”. An “electronic system” is broadly defined herein as any product comprising an “electronic assembly”. Examples of electronic systems include computers (e.g., desktop, laptop, hand-held, server, etc.), wireless communications devices (e.g., cellular phones, cordless phones, pagers, etc.), computer-related peripherals (e.g., printers, scanners, monitors, etc.), entertainment devices (e.g., televisions, radios, stereos, tape and compact disc players, video cassette recorders, MP3 (Motion Picture Experts Group, Audio Layer 3) players, etc.), and the like.
In the field of electronic systems there is an incessant competitive pressure among manufacturers to drive the performance of their equipment up while driving down production costs. This is particularly true regarding the packaging of ICs, where each new generation of packaging must provide increased performance and reliability while generally being smaller or more compact in size. As market forces drive equipment manufacturers to produce electronic systems with increased complexity, performance, and reliability, and with decreased size, IC packaging accordingly also needs to support these requirements.
An IC substrate may comprise a number of metal layers selectively patterned to provide metal interconnect lines (referred to herein as “traces”), and one or more electronic components mounted on one or more surfaces of the substrate. The electronic component or components are functionally connected to other elements of an electronic system through a hierarchy of electrically conductive paths that include the substrate traces. The substrate traces typically carry signals that are transmitted between the electronic components, such as ICs, of the system.
Some ICs have a relatively large number of input/output (I/O) terminals (also called “lands”), as well as a large number of power and ground terminals or lands. I/O terminals are typically located near the periphery of the IC, whereas power supply terminals are typically located in a central region of the IC.
Surface mount technology (SMT) is a widely known technique for coupling ICs to a substrate. One of the conventional methods for surface-mounting an IC on a substrate is called “controlled collapse chip connect” (C4). In fabricating a C4 package, the electrically conductive terminals of an IC component are soldered directly to corresponding terminals on the surface of the substrate using reflowable solder bumps or balls. The C4 process is widely used because of its robustness and simplicity. However, C4 structures may not accommodate thermally induced stresses occurring during thermal cycling, particularly those arising from the coefficient of thermal expansion (CTE) mismatch between the die material and substrate material, especially at high densities of input/output (I/O) terminals on large ICs.
In addition to CTE mismatch problems arising within the die-to-package interconnect, CTE mismatch can also cause reliability problems at higher levels of IC packaging, such as between an IC package and a PCB substrate.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a significant need in the art for IC packaging, whether of unpackaged or packaged dies, and methods of fabricating such IC packaging that can accommodate thermal stresses while still providing good mechanical and electrical connections between the IC terminals (or IC package terminals) and the substrate terminals.
REFERENCES:
patent: 4793814 (1988-12-01), Zifcak et al.
patent: 5239198 (1993-08-01), Lin et al.
patent: 5309324 (1994-05-01), Herandez et al.
patent: 5321583 (1994-06-01), McMahon
patent: 5475261 (1995-12-01), Tanizawa
patent: 5490040 (1996-02-01), Gaudenzi et al.
patent: 5758099 (1998-05-01), Grieco et al.
patent: 5796169 (1998-08-01), Dockerty et al.
patent: 5923083 (1999-07-01), Autry et al.
patent: 6053394 (2000-04-01), Dockerty et al.
patent: 6097609 (2000-08-01), Kabadi
patent: 6219241 (2001-04-01), Jones
patent: 6463493 (2002-10-01), Hayes et al.
patent: 2002/0065965 (2002-05-01), Sathe et al.
Ma, L., et al., “Compliant Cantilevered Spring Interconnects for Flip-Chip Packaging”,2001 Electronic Components and Technology Conference, 6 pages, (May 2001).
Ma, L., et al., “Novel Nanospring Interconnects for High-Density Applications”,2001 International Symposium on Advanced Packaging Materials, 372-378, (Mar. 2001).
Naeemi, A., et al., “Sea of Leads: A Disruptive Paradigm for a System-on-a-Chip (SoC)”,ISSCC 2001/Session 17/TD Technologies and Measurement Techniques/17.7, 280-281, (Feb. 2001).
Reed, H.A., et al., “Compliant Wafer Level Package (CWLP) With Embedded Air-gaps for Sea of Leads (SoL) Interconnections”, 2001 IEEE, 151-153, (Jun. 2001).
Li Yuan-Liang
Vandentop Gilroy J.
Intel Corporation
Vigushin John B.
LandOfFree
Electronic packages having multiple-zone interconnects and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic packages having multiple-zone interconnects and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic packages having multiple-zone interconnects and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3274486