Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2011-04-05
2011-04-05
Nguyen, Ha Tran T (Department: 2858)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S762010
Reexamination Certificate
active
07919974
ABSTRACT:
A handler is configured by, separably and connectably, a plurality of types of handling modules of different throughputs and a plurality of types of test modules of different numbers of simultaneous measurements and/or test temperatures. Based on the maximum number of measurable pins of the tester outputting a test pattern and examining a response pattern, the number of terminals of the DUTs, and the test time, the throughput of the handling module and the number of simultaneous measurements and/or test temperature of the test module are selected and combined.
REFERENCES:
patent: 5148100 (1992-09-01), Sekiba
patent: 6304073 (2001-10-01), Saito
patent: 6396295 (2002-05-01), Robinson et al.
patent: 6445203 (2002-09-01), Yamashita et al.
patent: 6563331 (2003-05-01), Maeng
patent: 6629282 (2003-09-01), Sugamori et al.
patent: 6651204 (2003-11-01), Rajsuman et al.
patent: 6831296 (2004-12-01), Lee et al.
patent: 2002/0011836 (2002-01-01), Ito et al.
patent: 2004/0046545 (2004-03-01), Akiyama et al.
patent: 2004/0077200 (2004-04-01), Ishikawa et al.
patent: 1384366 (2002-12-01), None
patent: 10125344 (2002-03-01), None
patent: 1-289133 (1989-11-01), None
patent: 6-120316 (1994-04-01), None
patent: 6-342836 (1994-12-01), None
patent: 7-225255 (1995-08-01), None
patent: 9-89984 (1997-04-01), None
patent: 9-197000 (1997-07-01), None
patent: 11-23659 (1999-01-01), None
patent: 11-26538 (1999-01-01), None
patent: 2001-177526 (2001-06-01), None
patent: 2003-215201 (2003-07-01), None
patent: 2003-329741 (2003-11-01), None
patent: 2004/008487 (2004-01-01), None
English Language Abstract of JP 2003-215201.
English Language Abstract of JP 9-197000.
U.S. Appl. No. 11/571,428 to Ito et al., which was filed on Dec. 29, 2006.
U.S. Appl. No. 11/444,425 to Mineo et al., which was filed on Jun. 1, 2006.
U.S. Appl. No. 10/599,374 to Kiyokawa et al., which was filed on Sep. 27, 2006.
U.S. Appl. No. 11/610,043 to Mizushima et al., which was filed on Dec. 13, 2006.
English language Abstract of CN 1384366, Dec. 11, 2002.
English language Abstract of DE 10125344, Mar. 7, 2002.
Masuo Yoshiyuki
Yamashita Kazuyuki
Advantest Corporation
Greenblum & Bernstein P.L.C.
Nguyen Ha Tran T
Velez Roberto
LandOfFree
Electronic device test apparatus and method of configuring... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic device test apparatus and method of configuring..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic device test apparatus and method of configuring... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2707603