Electronic device and chip package

Details Electronic device and chip package Electronic device and chip package

2007-04-17

2007-04-17

Williams, Alexander Oscar (Department: 2826)

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

Multiple housings

C257SE25013, C257SE25011, C257SE25030, C257S777000, C257S685000, C257S784000, C257S723000, C257S737000, C257S738000, C257S778000, C257S773000, C257SE25029

Reexamination Certificate

active

10420595

ABSTRACT:
The package includes a substrate, a first chip, a second chip, multiple first bumps and multiple second bumps. The substrate has a first region and a second region. The first region is substantially coplanar with the second region. The first bumps connect the first chip and the second chip. The second bumps connect the first chip and the second region of the substrate, wherein the second chip is over the first region of the substrate. The second bumps have a height greater than that of the first bumps plus the second chip. The substrate does not have an opening accommodating the second chip. The first bumps may be gold bumps or solder bumps. The second bumps may be solder bumps.

REFERENCES:
patent: 4598307 (1986-07-01), Wakabayashi et al.
patent: 5475262 (1995-12-01), Wang et al.
patent: 5498906 (1996-03-01), Roane et al.
patent: 5608262 (1997-03-01), Degani et al.
patent: 5760478 (1998-06-01), Bozso et al.
patent: 5789303 (1998-08-01), Leung et al.
patent: 5814871 (1998-09-01), Furukawa et al.
patent: 5818748 (1998-10-01), Bertin et al.
patent: 5854534 (1998-12-01), Beilin et al.
patent: 5898223 (1999-04-01), Frye et al.
patent: 5926061 (1999-07-01), Usui
patent: 5939782 (1999-08-01), Malladi
patent: 5963110 (1999-10-01), Ihara et al.
patent: 5977640 (1999-11-01), Bertin et al.
patent: 6084308 (2000-07-01), Kelkar et al.
patent: 6150724 (2000-11-01), Wenzel et al.
patent: 6219254 (2001-04-01), Akerling et al.
patent: 6238949 (2001-05-01), Nguyen et al.
patent: 6239367 (2001-05-01), Hsuan et al.
patent: 6239484 (2001-05-01), Dore et al.
patent: 6369448 (2002-04-01), McCormick
patent: 6396116 (2002-05-01), Kelly et al.
patent: 6420789 (2002-07-01), Tay et al.
patent: 6515370 (2003-02-01), Hashimoto
patent: 6600234 (2003-07-01), Kuwabara et al.
patent: 6627979 (2003-09-01), Park
patent: 6756663 (2004-06-01), Shiraishi et al.
patent: 6798070 (2004-09-01), Funaya et al.
patent: 6803663 (2004-10-01), Hashimoto
patent: 2002/0100972 (2002-08-01), Kitajima et al.
patent: 2002/0109225 (2002-08-01), Chen
patent: 2003/0001286 (2003-01-01), Kajiwara et al.
patent: 2003/0214618 (2003-11-01), Tao et al.
patent: 11-214611 (1999-08-01), None
Takahashi et al., “3-Dimensional Memory Module”, Semi, pp. 166-167, (1997).

Affiliated with

Also associated with

Rating

Electronic device and chip package does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronic device and chip package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic device and chip package will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3738313