Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Patent
1993-07-19
1995-02-28
Brier, Jeffery
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
345100, 345131, G09G 336
Patent
active
053941667
ABSTRACT:
In order to display the information useful for a user on a display screen at all times while saving the power for displaying, a CPU re-edits an image data stored in a VRAM into a 1/4 screen and activates a display driver for the 1/4 screen if the display of one frame of image has been completed. The CPU sets the values of a clock required to scan one line and one frame to a first register and a second register respectively. A load timing controller and a frame signal controller determine the size of screen displayed by the values set in the registers. Thus, there is provided a device on which appropriately edited data is displayed in a small screen.
REFERENCES:
patent: 4589029 (1986-05-01), Torimaru et al.
patent: 4722005 (1988-01-01), Ledenbach
patent: 4757311 (1988-07-01), Nakamaru et al.
patent: 4896148 (1990-01-01), Kurita
patent: 4952932 (1990-08-01), Sugino et al.
patent: 4990902 (1991-02-01), Zenda
patent: 5059961 (1991-10-01), Cheng
patent: 5078476 (1992-01-01), Shin
patent: 5093870 (1992-03-01), Watanabe
E. L. Walker, Unified Read/Write Panel, IBM Technical Disclosure Bulletin, vol. 23, No. 1, pp. 278-281 (Jun. 1980).
Brier Jeffery
Canon Kabushiki Kaisha
LandOfFree
Electronic device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-851328