Electronic design automation tool for the design of a semiconduc

Details Electronic design automation tool for the design of a semiconduc Electronic design automation tool for the design of a semiconduc

1993-09-01

1995-10-24

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364489, 364491, 364578, G06F 1900, G06F 1700

Patent

active

054615763

ABSTRACT:
An electronic design automation tool embodiment uses a single slack graph structure throughout a process to provide communication between a placer (performing placement) and a timing constraint generator (performing slack distribution). The tool includes a slack graph generator, a timing calculator, a timing analyzer, a timing constraint generator and a net bounding box generator. A list of net constraints and a list of complete path constraints are fed to the slack graph generator during operation. Timing calculations from the delay calculator and zero net RC delays from a clustering process in a placer also provide input to the slack graph generator. The list of net constraints, a list of pin-to-pin constraints and a set of specifications for system clocking are input to the timing analyzer. The timing constraint generator receives a composite slack graph from the timing calculator, slack graph generator and timing analyzer. A refined slack graph is output to the net timing constraint generator for mincut placement and placement on an iterative basis. The net timing constraint can be presented in many format, such as limit on net bounding box.

REFERENCES:
patent: 4263651 (1981-04-01), Donath et al.
patent: 4698760 (1987-10-01), Lembach et al.
patent: 5164907 (1992-11-01), Yabe
patent: 5168455 (1992-12-01), Hooper
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5237514 (1993-08-01), Curtin
Bahar et al., "An ADD-based Algorithm for shortest path Back-Tracking . . . ", 1994 4th Great Lakes Symposium, VLSI (IEEE pub).
Ciesielski, "Layer Assignment for VLSI Interconnect Delay Minimalization", IEEE Trans on CAD for IC's; Jun. '89, vol. 8 No. 6, pp. 702-707.
Burstein, Youssef, "Timing Influenced Layout Design", 22nd Design Automation Conf., IEEE, 1985, pp. 124-130.
Sadowska & Lin, "Timing Driver Placement", 1989 Int'l CAD Conf, IEEE, pp. 94-97.
Vanbekbergen, Goossens, De Man, "Specification & Analysis of timing constraints in Signal Transition Graphs", 1992 IEEE Euro. Des. Auto. Conf pp. 302-306.
Cong et al., "Performance-Driven Global Routing of Cell Based ICs", 1991 Inf'l Conf on Computer Design (ICCD) (IEEE pub) pp. 170-173.
Steven Teig, Randall L. Smith and John Seaton, in "Timing-Driven Layout of Cell-Based ICs", Design Automation Guide, 1987, pp. 94-101.
A. H. Chao, E. M. Nequist & T. D. Vuong, "Direct Solution of Performance Constraints During Placement," IEEE 1990 Custom IC Conference, pp. 27.2.1-4.
Peter S. Hauge, Ravi Nair and Ellen J. Yoffa, "Circuit Placement for Predictable Performance," Proceedings of ICCAD '87, Nov. 9-12, 1987, pp. 88-91.
R. B. Hitchcock, Sr., et al., "Timing Analysis of Computer Hardware", IBM Journal of Res. Dev., vol. 26, No. 1, Jan. '82, pp. 100-105.
Michael A. B. Jackson, et al., "Performance-Driven Placement of Cell Based IC's", Dept. of Electrical Engineering, UC Berkeley, CA 94720.

Affiliated with

Also associated with

Rating

Electronic design automation tool for the design of a semiconduc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronic design automation tool for the design of a semiconduc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic design automation tool for the design of a semiconduc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1891604