Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Chip mounted on chip
Reexamination Certificate
2002-12-11
2004-10-12
Thai, Luan (Department: 2827)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Chip mounted on chip
C257S778000, C257S779000, C257S780000, C257S686000, C257S723000, C438S106000, C438S107000, C438S108000
Reexamination Certificate
active
06803663
ABSTRACT:
TECHNICAL FIELD
The present invention relates to an electronic component and a semiconductor device wherein a plurality of chips are connected together, a method of fabricating the same, a circuit board mounted with the same, and an electronic appliance comprising the circuit board.
BACKGROUND ART
Semiconductor devices are used in a variety of applications such as logic devices, memory devices, CPUs, and the like. It is commonplace to integrate two or more types of electronic circuits into one semiconductor device. To do this, however, requires redesigning of the semiconductor device with added cost. It has therefore been common practice to connect a plurality of semiconductor chips for a unit of the semiconductor device. Such a semiconductor device in the prior art is fabricated by merely connecting a plurality of bare chips mounted on a circuit board through soldering bumps prepared on anyone of the bare chips.
Accordingly, the prior art such as described above lacked ingenuity in connecting the bare chips together, or in the mounting of the semiconductor device onto a circuit board.
For instance, to connect two bare chips together a bonding pad for connecting electrodes on one of the bare chips must be prepared on the other bare chip. This required redesigning of the bare chip.
Otherwise, when the bare chips were mounted on a circuit board by directly connecting any of the bare chips to a circuit board, cracks sometimes developed at the connections due to the difference in the thermal expansion coefficients of the bare chip and the circuit board.
Accordingly, with an aim at eliminating the above-described problems of the prior art, it is an object of the present invention to provide an electronic component and a semiconductor device that are capable of reducing cost or improving reliability in the connecting of chips to each other or to a circuit board, a method of fabricating the same, a circuit board mounted with the same, and an electronic appliance comprising the circuit board.
DISCLOSURE OF THE INVENTION
(1) An integrated type semiconductor device of the present invention comprises a first semiconductor device having a semiconductor chip with first electrodes, a stress relieving structure provided on the semiconductor chip, a plurality of wires formed from the first electrodes, and external electrodes formed on the stress relieving structure and connected to any ones of the wires; and,
a second semiconductor device having second electrodes arranged with a different spacing pitch in comparison with the first electrodes on the first semiconductor device, the second semiconductor device being electrically connected to any ones of the wires of the first semiconductor device.
In accordance with the present invention, the first semiconductor device and the second semiconductor device are connected to form an integrated type semiconductor device. Since the first semiconductor device has a stress relieving structure, any stress placed on the external electrodes can be relieved by the stress relieving structure. In other words, while bonding of the external electrodes of the first semiconductor device onto bonding pads or the like of a circuit board could create stress due to a difference in the thermal expansion coefficient of the semiconductor chip and the circuit board, such stress is relieved by the stress relieving structure.
Additionally, in preparing electrodes for a semiconductor chip, it is generally preferable to design them in the best position for that particular chip. In this case, if the electrode positions of the semiconductor chip in the first semiconductor device differ from those of the second semiconductor device having a semiconductor chip with electrodes located at positions different from the first semiconductor chip, electrodes must be designed so that the electrode positions of both units meet together to form an integrated (united) device. However, with the present invention, semiconductor chips with unmatched electrode positions can be made into an integrated semiconductor device by arranging of the wires as necessary to convert the spacing pitch.
(2) The stress relieving structure may comprise a stress relieving layer provided on the semiconductor chip, whereas the ones of the wires connected to the external electrodes may be formed extending from the first electrodes to an area on the stress relieving layer, and the external electrodes may be formed on the ones of the wires connected to the external electrodes on the stress relieving layer.
(3) The stress relieving structure may comprise a stress relieving layer provided on the semiconductor chip and connecting portions piercing through the stress relieving layer and transmitting stress to the stress relieving layer, whereas the ones of the wires connected to the external electrodes may be formed beneath the stress relieving layer, and the external electrodes may be formed on the connecting portions.
(4) The second semiconductor device may be a bare chip consisting of a semiconductor chip having the second electrodes and external electrodes prepared on the second electrodes.
In accordance with this description, the second semiconductor device is a so-called bare chip to be connected to the first semiconductor device by means of flip chip bonding. Using a bare chip as the second semiconductor device such as described above dispenses with additional processing and therefore enables reductions in cost as well as fabrication steps.
(5) The second semiconductor device may comprise a semiconductor chip having the second electrodes, a stress relieving layer provided on the semiconductor chip, and wires formed extending from the second electrodes to an area on the stress relieving layer, and external electrodes formed on the wires on the stress relieving layer.
In accordance with this description, not only the first semiconductor device but also the second semiconductor device is enabled to relieve stress by a stress relieving layer.
(6) The second semiconductor device may comprise a semiconductor chip having the second electrodes, a stress relieving layer provided on the semiconductor chip, wires formed underneath the stress relieving layer from the second electrodes, connecting portions piercing through the stress relieving layer and transmitting stress to the stress relieving layer, and external electrodes formed on the connecting portions.
(7) The second semiconductor device may comprise wires formed from the second electrodes and external electrodes formed on the wires, whereas the external electrodes of the second semiconductor device may be electrically connected to the first semiconductor device.
(8) The wires connected to the second semiconductor device may be formed on the semiconductor chip, whereas the second semiconductor device may comprise wires formed from the second electrodes and external electrodes formed on the wires, and the stress relieving layer may be formed in a region avoiding at least a part of the ones of the wires connected to the second semiconductor device.
In accordance with this description, since the stress relieving layer is formed only in a region avoiding at least a portion of the wires, this reduces the area for forming the stress relieving layer.
(9) The ones of the wires connected to the second semiconductor device may be formed on the stress relieving layer, whereas the second semiconductor device may comprise wires formed from the second electrodes and external electrodes formed on the wires.
In accordance with this description, since the wires connected to the second semiconductor device is formed on the stress relieving layer, it can be made into any desired shape without need for redesigning of the semiconductor chip. It therefore makes it possible to configure the first semiconductor device by utilizing an existing semiconductor device, thereby avoiding cost increase.
(10) The ones of the wires connected to the second semiconductor device may be formed on the semiconductor chip, whereas the second semiconductor device may comprise wires formed from the second el
Oliff & Berridg,e PLC
Seiko Epson Corporation
Thai Luan
LandOfFree
Electronic component and semiconductor device, method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic component and semiconductor device, method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic component and semiconductor device, method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3313834