Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
1997-07-21
2002-06-25
Cuneo, Kamand (Department: 2841)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S263000, C439S066000
Reexamination Certificate
active
06410860
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to an electronic circuit package assembly with an electronic part mounted thereon, and a method of producing the same.
One of conventional TAB (Tape Automated Bonding) technologies for electronic circuit package assemblies is disclosed in a reference entitled “Basic Course for Electronics Mounting Technologies”, edited by Society for Hybrid Microelectronics (Japan) and published by Industrial Research (Japan), Vol. 1.
Among various bare chip mounting systems, a TAB system is ranked with a wire bonding system and a flip chip bonding system. Basically, the TAB system consists of ILB (Inner Lead Bonding) and OLB (Outer Lead Bonding). ILB connects the electrodes of an LSI (Large Scale Integrated circuit) chip and a carrier tape via bumps. OLB connects the LSI chip having leads stamped out from the carrier tape to a substrate. Such a basic process is taught on page 261 of the above-mentioned reference. Specifically, by the OLB, the LSI chip with the leads, i.e., a TCP (Tape Carrier Package) is stamped out (with or without the tape) and then connected to a circuit board, as taught on 265 of the same reference.
In the above configuration using the TAB system, a tape carrier section is connected to a substrate by lead bonding. A problem with this configuration is that an organic film is flexible and cannot uniformly maintain the gap between the tape carrier section and the substrate, deteriorating the solder connection. Another problem is that the solder implementing the connection alone is apt to come off or break and lacks in reliability as to migration. This is because the package is low in heat resistance and humidity resistance and susceptible to mechanical stresses.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide an electronic circuit package assembly insuring reliable connection using solder, and a method of producing the same.
It is another object of the present invention to provide an electronic circuit package assembly capable of reducing mechanical stresses, and a method of producing the same.
It is still another object of the present invention to provide an electronic circuit package assembly having improved reliability as to heat resistance and migration, and a method of producing the same.
It is a further object of the present invention to provide an electronic circuit package assembly allowing a gap between its organic insulating film and a substrate which is stably controlled, and a method of producing the same.
In accordance with the present invention, an electronic circuit package assembly includes an electronic component. A first substrate has a surface on which the electronic component is mounted, and first electrodes electrically connected to the electronic component. A second substrate has second electrodes thereon. A sheet is interposed between the first and second substrates and has connecting portions electrically connecting the first and second electrodes.
Also, in accordance with the present invention, a method of producing an electronic circuit package assembly has the steps of laying a sheet formed of thermosetting resin sheet having solder buried therein on a substrate on which wiring electrodes are formed, mounting to the sheet an organic insulating film carrying an electronic part thereon provided with outer leads, and executing heat treatment for causing the solder to melt and connect the wiring electrodes and outer leads, and for causing the sheet to set.
REFERENCES:
patent: 4902857 (1990-02-01), Cranston et al.
patent: 5041183 (1991-08-01), Nakamura et al.
patent: 5174766 (1992-12-01), Yoshizawa et al.
patent: 5203075 (1993-04-01), Angulas et al.
patent: 5477933 (1995-12-01), Nguyen
patent: 5509203 (1996-04-01), Yamashita
patent: 5530288 (1996-06-01), Stone
patent: 5576519 (1996-11-01), Swamy
patent: 5691041 (1997-11-01), Frankeny et al.
patent: 5770476 (1998-06-01), Stone
patent: 5870289 (1999-02-01), Tokuda et al.
patent: 5896276 (1999-04-01), Tamura et al.
patent: 6080936 (2000-06-01), Yamasaki et al.
patent: 8-153750 (1996-06-01), None
patent: 8-153751 (1996-06-01), None
patent: 8-162498 (1996-06-01), None
“Basic Course for Electronics Mounting Technologies”, edited by Society for Hybrid Microelectronics (Japan), published by Industrial Research (Japan), vol. 1, pp. 260-267.
Cuneo Kamand
NEC Corporation
Sughrue & Mion, PLLC
LandOfFree
Electronic circuit package assembly with solder... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic circuit package assembly with solder..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic circuit package assembly with solder... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2961758