Pulse or digital communications – Transceivers – Modems
Reexamination Certificate
2003-12-24
2008-12-02
Phu, Phuong (Department: 2611)
Pulse or digital communications
Transceivers
Modems
C375S260000, C375S219000, C375S220000, C375S327000, C375S376000, C455S340000, C455S075000, C455S073000
Reexamination Certificate
active
07460587
ABSTRACT:
A clock offset compensation arrangement may include a fractional interpolator for applying a trigonometric interpolation to a sampled input signal according to a clock offset signal. It uses transform-based processing in the frequency domain. Compared to a polynomial type interpolation it may be easier to implement, and may achieve a closer approximation to an ideal interpolation. It may reduce the effects of non-linear type errors introduced by truncation of higher powers. The arrangement may be applied to receivers or transmitters of multi-carrier modems, as well as other applications which use rate adaptation or synchronization.
REFERENCES:
patent: 4575709 (1986-03-01), Tomlinson
patent: 4882668 (1989-11-01), Schmid et al.
patent: 5228062 (1993-07-01), Bingham
patent: 5854570 (1998-12-01), Schmidt
patent: 6167528 (2000-12-01), Arcoleo
patent: 6218896 (2001-04-01), Becker et al.
patent: 6370188 (2002-04-01), Wu et al.
patent: 6433673 (2002-08-01), Yin et al.
patent: 6925112 (2005-08-01), Morejon et al.
patent: 2003/0021208 (2003-01-01), Ogura
patent: 2003/0053410 (2003-03-01), Williams et al.
patent: 2003/0088418 (2003-05-01), Kagoshima et al.
patent: 2003/0108094 (2003-06-01), Lai et al.
patent: 2003/0149357 (2003-08-01), Liu
patent: 2004/0071251 (2004-04-01), Sutioso et al.
patent: 0853383 (1998-07-01), None
patent: 0797878 (2002-03-01), None
Park et al., Analysis of the Jointly Adapting and Asynchronously Configured V.32 Modern Implementation, Signals Systems and Computers, 1991, 1991 Conference Record of the Twenty-Fifth Asilomar Conference on Pacific Grove, CA, USA, Nov. 4-6, 1991, Los Alamitos, CA, USA, IEEE Comput. Soc., US, pp. 683-688, XP010026389.
Park et al., A Novel Structure for Real-Time Digital Sample-Rate Converters with Finite Precision Error Analysis, Speech Processing 2, VLSI, Underwater Signal Processing, Toronto, May 14-17, 1991, International Conference on Acoustics, Speech & Signal Processing ICASSP, New York, IEEE, US, vol. 2 Conf. 16, pp. 3613-3616, XP010043651.
Rice et al., Loop Control Architectures for Symbol Timing Synchronization in Sampled Data Receivers, 2002 Milcom Proceedings; Global Information Grid - Enabling Transformation Through 21stCentury Communications, Anaheim, CA, US, Oct. 7-10, 2003, IEEE Military Communications Conference Milcom 2002, pp. 987-991, XP002241728.
Allen Dyer Doppelt Milbrath & Gilchrist
Jorgenson Lisa K.
Phu Phuong
STMicroelectronics Belgium NV
LandOfFree
Electronic circuit for performing fractional time domain... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic circuit for performing fractional time domain..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic circuit for performing fractional time domain... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4027518