Electronic circuit arrangement for error-free analog/digital...

Details Electronic circuit arrangement for error-free analog/digital... Electronic circuit arrangement for error-free analog/digital...

2006-11-14

2006-11-14

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Converter compensation

C341S155000

Reexamination Certificate

active

07135998

ABSTRACT:
The present invention relates to a circuit arrangement for the error-free analog-to-digital conversion of N analog input signals Niin a plurality of digital output signals corresponding to the number N using exactly one analog-to-digital converter, wherein N>=1, wherein further N′ other redundancy inputs N′iare provided, and being fed to the said analog-to-digital converter, wherein the N and the N′ inputs are supplied to at least one analog multiplexer, and wherein the circuit arrangement has an error monitoring functionality, and each input signal Niis counter to the corresponding redundancy signal N′i. The invention also relates to the use of the circuit arrangement in electronic motor vehicle control units with an anti-lock function.

REFERENCES:
patent: 5185607 (1993-02-01), Lyon et al.
patent: 5594439 (1997-01-01), Swanson
patent: 5659312 (1997-08-01), Sunter et al.
patent: 6396398 (2002-05-01), Donat et al.
patent: 6980141 (2005-12-01), Trocque
patent: 196 40 937 (1998-04-01), None
patent: 197 05 406 (1998-08-01), None
patent: 199 12 766 (2000-06-01), None
patent: 0 714 170 (1996-05-01), None
patent: 2 784 193 (2000-04-01), None
patent: WO 00/33465 (2000-06-01), None
“Properties of the Input Pattern Fault Model” Computer Design: VLSI in Computers and Processors, 1997, ICCD '97, Proceedings., 1997 IEEE International Conference on Austin, TX, USA Oct. 12-15, 1997, Los Alamitos, CA, USA, IEEE Comput. Soc, US Oct. 12, 1997, pp. 372-380, XP010251762 ISBN: 0-8186-8206-X, picture 4A.
PCT International Search Report of Application No. PCT/EP03/04805 dated Jul. 15, 2003.

Affiliated with

Also associated with

Rating

Electronic circuit arrangement for error-free analog/digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electronic circuit arrangement for error-free analog/digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic circuit arrangement for error-free analog/digital... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3632527