Wave transmission lines and networks – Coupling networks – Delay lines including a lumped parameter
Patent
1993-11-09
1995-02-14
Ham, Seungsook
Wave transmission lines and networks
Coupling networks
Delay lines including a lumped parameter
333140, H03H 732
Patent
active
053899024
ABSTRACT:
The size of the electromagnetic delay line is reduced by arranging chip capacitors in two rows in a staggered relationship along the lengthwise direction of a base board so that the overall length can be substantially reduced as compared to the conventional structure in which the chip capacitors are arranged in a single row. In particular, the height of the profile of the package for the electromagnetic delay line can be substantially reduced as compared to the comparable conventional ones. Furthermore, this electromagnetic delay line can cover a wide range of delay time while maintaining a same size and configuration, and offers stable and desirable properties. The present invention also offers an electric advantage in that the bridging capacitance is produced while the parallel capacitance is reduced. This contributes to the improvement in the performance of the electromagnetic delay line.
REFERENCES:
patent: 4506238 (1985-03-01), Endoh et al.
patent: 4565981 (1986-01-01), Kameya
patent: 4620164 (1986-10-01), Kameya
patent: 4641112 (1987-02-01), Kohayakawa
patent: 4649356 (1987-03-01), Kameya
patent: 4961060 (1990-10-01), Grandjean et al.
Elmec Corporation
Ham Seungsook
LandOfFree
Electromagnetic delay line having a plurality of chip capacitors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electromagnetic delay line having a plurality of chip capacitors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electromagnetic delay line having a plurality of chip capacitors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-290264